Solar Based Three-Level NPC Inverter with Advanced Control Strategy To Manage the Grid Requirements

Mohammad Nasreen
M.Tech (Power Electronics),
Laqshya Institute of Technology and Sciences.

Venkateswarlu Ambhoji
Associate Professor and HOD,
Laqshya Institute of Technology and Sciences.

Abstract:
In this paper, a novel configuration of a three-level neutral-point-clamped (NPC) inverter that can integrate solar photovoltaic (PV) with battery storage in a grid-connected system is proposed. The strength of the proposed topology lies in a novel, extended unbalance three-level vector modulation technique that can generate the correct ac voltage under unbalanced dc voltage conditions. This paper presents the design philosophy of the proposed configuration and the theoretical framework of the proposed modulation technique. A new control algorithm for the proposed system is also presented in order to control the power delivery between the solar PV, battery, and grid, which simultaneously provides maximum power point tracking (MPPT) operation for the solar PV. The effectiveness of the proposed methodology is investigated by the simulation of several scenarios, including battery charging and discharging with different levels of solar irradiation. The proposed methodology and topology is further validated using an experimental setup in the laboratory.

I. INTRODUCTION:
Due to the world energy crisis and environmental problems caused by conventional power generation, renewable energy sources such as photovoltaic (PV) and wind generation systems are becoming more promising alternatives to replace conventional generation units for electricity generation [1], [2]. Advanced power electronic systems are needed to utilize and develop renewable energy sources. In solar PV or wind energy applications, utilizing maximum power from the source is one of the most important functions of the power electronic systems [3]–[5].
This will result in lower cost, better efficiency and increased flexibility of power flow control. The remainder of the paper is organized as follows. Section II describes the structure of a three-level inverter and associated capacitor voltages. Section III presents the proposed topology to integrate solar PV and battery storage and its associated control. Section IV describes the simulation and validation of the proposed topology and associated control system. Section V describes the prototype of the proposed topology and the experimental results. Section VI concludes the paper.

II. STRUCTURE OF A THREE-LEVEL INVERTER AND ITS CAPACITOR VOLTAGE CONSIDERATIONS:

A. Three-Level Inverter:

Since the introduction of three-level inverters in 1981 [6], [7], they have been widely used in several applications, such as: motor drives, STATCOM, HVDC, pulse width modulation (PWM) rectifiers, active power filters (APFs), and renewable energy applications [7], [8]. Fig. 1(a) shows a typical three-phase three-level neutral-point-clamped (NPC) inverter circuit topology. The converter has two capacitors in the dc side to produce the three-level ac-side phase voltages. Normally, the capacitor voltages are assumed to be balanced, since it has been reported that unbalance capacitor voltages can affect the ac-side voltages and can produce unexpected behavior on system parameters such as even-harmonic injection and power ripple [7], [9]. Several papers have discussed methods of balancing these capacitor voltages in various applications [6], [7], [9]-[16].

![Typical three-level inverter structure](image1)

![Three-level inverter space vector diagram](image2)

Equation (1) shows the mathematical relation between the timing of the applied vectors and the reference vector

\[
T_s v_{ref} = \sum_{i=1}^{n} T_i v_i
\]

B. Balanced Capacitors Voltage:

Various strategies have been proposed to balance the capacitor voltages using modulation algorithms such as sinusoidal carrier-based PWM (SPWM) or space vector pulse width modulation (SVPWM) [17]. In SPWM applications, most of the strategies are based on injecting the appropriate zero-sequence signal into the modulation signals to balance the dc-link capacitors [12], [13], [16], [18]. In SVPWM applications, a better understanding of the effects of the switching options on the capacitor voltages in the vector space has resulted in many strategies proposed to balance capacitors voltages in the three-level NPC inverter. These include capacitor balancing using conventional SVPWM, virtual SVPWM (VSVPWM) and their combination [14], [15], [19].

![Equivalent circuit and capacitors current with two different short vector](image3)
where $T_s$ is the time frame and preferred to be as short as. It can be considered as a control update period where an average vector will be mathematically generated during this time duration. $T_i$ is the corresponding time segment for selected inverter vector $V_i$ and $n$ is the number of applied vectors. Generally, the reference vector is generated by three different vector ($n = 3$), and (1) can be converted to three different equations with three variables $T_1, T_2$, and $T_3$ to be calculated.

Several vector PWM techniques presented in [6], [7], [9]–[11], and [13]–[15] apply similar technique of timing calculation.

Fig. 1(b) shows the space vector diagram of a three-level inverter for balanced dc-link capacitors [6]. It is made up of 27 switching states, from which 19 different voltage vectors can be. The number associated with each vector in Fig. 1(b) represents the switching state of the inverter phases respectively.

The voltage vectors can be categorized into five groups, in relation to their amplitudes and their effects on different capacitor voltages from the view of the inverter ac side. They are six long vectors (200, 220, 020, 022, 002, and 202), three zero vectors (000, 111, and 222), six medium vectors (210, 120, 021, 012, 102, and 201), six upper short vectors (211, 221, 121, 122, 112, and 212), and six lower short vectors (100, 110, 010, 011, 001, and 101).

For generating $V_{ref}$, when one of the selections ($V_i$), is a short vector, then there are two choices that can be made which can produce exactly the same effect on the ac side of the inverter in the three-wire connection (if voltages are balanced). For example, the short vector “211” will have the same effect as “100” on the ac side of the inverter.

However, this choice will have different effect on the dc side, as it will cause a different dc capacitor to be chosen for the transfer of power from or to the ac side, and a different capacitor will be charged or discharged depending on the switching states and the direction of the ac side current.

For example, Fig. 2 shows the connection of the capacitors when “100” or “211” is selected, demonstrating how different capacitors are involved in the transfer of power. Capacitor balancing in most reported three-level NPC inverter applications is achieved by the proper selection of the short vectors. In order to produce the ac-side waveform, the vector diagram of Fig. 1(b) is used, where the dc capacitor voltages are assumed to be balanced. Fig. 1(b) can then be used to determine the appropriate vectors to be selected and to calculate their corresponding timing ($T_i$) for implementing the required reference vector based on the expression given in (1). Although the control system is trying to ensure balanced capacitor voltages, should any unbalance occur during a transient or an unexpected operation, the above method will produce an inaccurate ac-side waveform which can be different from the actual requested vector by the control system. This can result in the production of even-harmonics, unbalanced current and unpredicted dynamic behavior. However, in some applications, the requirement of having balanced capacitor voltages may be too restrictive. It is possible to work with either balanced or unbalanced capacitor voltages. The method proposed in this paper is based on the freedom of having balance or unbalanced capacitor voltages. In such applications, it is important to be able to generate an accurate reference vector based on (1), irrespective of whether the capacitor voltages are balanced or not, to achieve the desired objectives of the system.

C. Unbalanced Capacitor Voltages:

Fig. 3 shows a general structure of a grid-connected three-level inverter showing the dc and ac sides of the inverter. The dc-side system, shown as “N” can be made up of many circuit configurations, depending on the application of the inverter. For instance, the dc-side system can be a solar PV, a wind generator with a rectifying circuit, a battery storage system or a combination of these systems where the dc voltage across each capacitor can be different or equal. One of the main ideas of this paper is to have an overall view of the switching effects on a three-wire connection of a three-level NPC inverter with a combination of these systems on the dc side.
Mathematically, in a three-wire connection of a two-level inverter, the dq0 field, \(v_d, v_q\), and \(v_0\) of the inverter in vector control can be considered as having two degrees of freedom in the control system; because the zero sequence voltage, \(v_0\) will have no effect on the system behavior in both the dc and the ac side of the inverter. However, in the three-level three-wire application illustrated in Fig. 3, with fixed \(v_d\) and \(v_q\) although \(v_0\) will have no effect on the ac-side behavior, it can be useful to take advantage of \(v_0\) to provide a new degree of freedom to control the sharing of the capacitor voltages in the dc bus of the inverter. By doing this, it is now possible to operate and control the inverter under both balanced and unbalanced capacitor voltages while continuing to generate the correct voltages in the ac side. This feature is particularly useful in applications where the two capacitor voltages can be different, such as when connecting two PV modules with different MPPT points, or connecting a PV module across the two capacitors and including battery storage at the midpoint of the two capacitors, or connecting battery storage to each of the capacitors with the ability to transfer different power from each battery storage.

D. Effect of Unbalanced Capacitor Voltages on the Vector Diagram:

In the vector diagram shown in Fig. 1(b), capacitor voltage unbalance causes the short and medium vectors to have different magnitudes and angles compared to the case when the capacitor voltages are balanced. Fig. 4 shows the differences between two cases as highlighted in the first sector of the sextant in Fig. 1(b) for \(VC_1 < VC_2\). Vector related to the switching state VI can be calculated as follows [20]:

\[
\tilde{V}_I = \frac{2}{3} \left( V_{v_N} + aV_{v_N} + a^2V_{v_N} \right)
\]

where \(a = e^{j \frac{2\pi}{3}}\) and \(V_{v_N}, V_{bN}\) and \(V_{cN}\) are the voltage values of each phase with reference to “N” in Fig. 1(a). Assuming that the length of the long vectors \((2/3)V_{dc}\) is 1 unit and the voltage of capacitor \(C_1, V_{c1} = hV_{dc}\), for \(0 \leq h \leq 1\), then the vectors in the first sector can be calculated using (2) and the results are given in (3)–(9).

\[
\begin{align*}
\bar{V}_{sd1} &= h \\
\bar{V}_{su1} &= 1 - h \\
\tilde{V}_1 &= 1 \\
\bar{V}_{sd2} &= h \left( \frac{1}{2} + \frac{\sqrt{3}}{2}j \right) \\
\bar{V}_{su2} &= (1 - h) \left( \frac{1}{2} + \frac{\sqrt{3}}{2}j \right) \\
\bar{V}_{m1} &= \left( 1 - \frac{h}{2} \right) + h\frac{\sqrt{3}}{2}j.
\end{align*}
\]

Fig. 4. Vector diagram in the first sector of Fig. 1(b) showing the change of the vectors using balanced dc and unbalanced dc assuming \(VC_1 < VC_2\).

The vectors in the other sectors can be calculated similarly. Equations (3)–(9) show that the magnitudes and the angles of the vectors can change depending on the value of the capacitor voltages. For example, when \(h = 0.5\), then the two capacitor voltages are the same and the two short vectors are the same, \(V_{sl1} = V_{su1}\). However, when the two capacitor voltages are different, the vectors will have different magnitudes. Since the short vectors are now different in magnitude, the choice of these short vectors will now have a different effect on both the dc and ac side. Traditionally, each pair of short vectors is considered to be redundant, as the selection of any of the short vectors at any instance will have the same effect on the ac side. However, when the two capacitor voltages are different, the short vectors cannot be considered to be redundant any more.

Fig. 5. Different possible vector selection ideas
Thus, when \( h = 0.5 \), each different short vector needs different timing to generate the requested vector based on (1).

**E. Selecting Vectors Under Unbalanced DC Voltage:**

Condition and Their Effects on the AC Side of Inverter

To generate a reference vector based on (1), different combinations can be implemented. Fig. 5 shows different possible vector selections to generate a reference vector (V) in the first sector based on the selections of different short vectors. For example, to generate \( V \) based on Fig. 5(a), one of the following combinations can be selected with proper timing based on (1). The combinations are: (221–210–100), (221–220–100), (221–200–100), (221–200–Zero), (000–220–Zero), (220–200 Zero), where “Zero” can be “000” or “111” or “222”. This demonstrates that there is flexibility in choosing the correct vector selections. Although all of these selections with suitable timing can generate the same reference vector, they have different impacts on the dc and ac side of the inverter in their instantaneous behavior.

To investigate the ac-side behavior, the accuracy of the generated voltage must be examined. As far as the ac side is concerned, ideally the requested voltage \( V(t) \) should be exactly and simultaneously generated in the three phases of the inverter to achieve the correct instantaneous current in the ac side of the system. However, because of the limitation of the inverter to generate the exact value of the requested voltage in each phase, in the short time \( T_s \), only the average value of the requested vector \( V \) for the specified time window of \( T_s \) can be produced. To investigate the continuous time behavior of the ac-side voltages, the error vector \( e(t) \) can be calculated in order to determine how far the generated voltage deviates from the requested vector as follows:

\[
e(t) = V(t) - V_{ap}(t) \quad (10)
\]

\[
E(t) = \frac{1}{T_s} \int_0^{T_s} |e(t)| dt \quad (11)
\]

where \( V_{ap}(t) \) is the applied vector at the time “t”. This error can result in harmonic current across the impedance connected between the inverter and the grid. If this impedance is an inductance, the ripple in the inductors current \( I_L \) can be expressed as

\[
I_L = \frac{1}{L} \int_0^t e(t) dt \quad (12)
\]

where \( e(t) \) is defined as

\[
e(t) = L \frac{dI_L}{dt} \quad (13)
\]

To derive (13), it is assumed that the requested vector \( V(t) \) will generate sinusoidal current in the inductor, which is normally acceptable in the continuous time behavior of the system. Based on (11) and (12), the absolute value of error \( E(t) \) is directly related to the magnitude of the inductors current ripple. Although based on (1) and (11), \( E(T_s) = 0 \) or the sum of errors during the period \( T_s \) is zero; but to reduce the magnitude of high frequency ripples, it is important to minimize the error at each time instant. To achieve this, the three nearest vectors (TNV) are usually used. For example, in Fig. 5(a), to generate the requested vector \( V \), in the TNV method, the group (221, 210, 100, or 211) appears to be the best three nearest vectors to be chosen.

Also, to reduce \( E(t) \), a smart timing algorithm for each vector in the TNV method has been proposed, such as dividing the time to apply each vector into two or more shorter times. However, this will have the effect of increasing switching losses. Dividing by two is a common, acceptable solution. Moreover, reducing \( T_s \) will reduce the error \( E(t) \) while improving the accuracy of the requested vector generated by the control system. According to the basic rule of digital control, accuracy of the requested vector calculation can be improved by reduction of the sampling time and the vector calculation time.

**F. Selecting Vectors Under Unbalanced DC Voltage:**

Conditions and Their Effects on DC Side of the Inverter

As far as the dc side is concerned, different vectors have different effects on the capacitor voltages which depend on the sum of the incoming currents from the dc side and the inverter side. Fig. 3 shows \( i_p, i_o \), and in as dc-side system currents which are dependent on the dc-side system circuit topology and capacitor voltages. The currents coming from the inverter are related to the inverter switching and the ac side of inverter currents which can be directly affected by the implemented vectors in the inverter. Selecting different vectors will transfer ac-side currents and power differently to the capacitors as discussed in Section II-B. The instantaneous power transmitted to the dc side of the inverter from the ac side can be calculated as follows:

\[
\text{Instantaneous power} = \text{Power transferred to the dc side of the inverter from the ac side}.
where \( v_{Ia}, v_{Ib}, \) and \( v_{Ic} \) are the ac-side inverter instantaneous voltages with reference to the “N” point, and \( i_{a}, i_{b}, i_{c} \) are the inverter currents. For example, in the first sector of the vector diagram shown in Fig. 4, \( p(t) \) for the short vectors can be expressed by the following equations:

\[
\begin{align*}
    p_{211}(t) &= (1 - h) V_{dc} \cdot i_a \\
    p_{100}(t) &= h V_{dc} \cdot (-i_a) \\
    p_{221}(t) &= (1 - h) V_{dc} \cdot (-i_c) \\
    p_{110}(t) &= h V_{dc} \cdot i_c.
\end{align*}
\]

Ignoring the dc-side system behavior, selecting the upper short vectors, “211” and “221,” will affect the upper capacitor voltage, and selecting the lower short vectors, “100” and “110,” will affect the lower capacitor voltage. For example, when \( i_a > 0 \), if vector “211” is selected, it will charge the upper capacitor without any effect on the lower capacitor voltage and if vector 100 is selected, it will discharge the lower capacitor without having any effect on the upper capacitor voltage. By using (15) and (16), the rate of charging and discharging and their dependency on \( h \) and \( V_{dc} \) values and inverter currents can also be observed.

However, for accurate investigations, the dc-side system behavior needs to be considered in the control of charging and discharging rates of the capacitor voltages.

**III. PROPOSED TOPOLOGY TO INTEGRATE SOLAR PV AND BATTERY STORAGE AND ITS ASSOCIATED CONTROL:**

**A. Proposed Topology to Integrate Solar PV and Battery Storage Using an Improved Unbalanced DC Functionality of a Three-Level Inverter**

Based on the discussions in Sections I and II, two new configurations of a three-level inverter to integrate battery storage and solar PV shown in Fig. 6 are proposed, where no extra converter is required to connect the battery storage to the grid connected PV system. These can reduce the cost and improve the overall efficiency of the whole system particularly for medium and high power applications.

![Fig. 6. Proposed configurations for integrating solar PV and battery storage (b improved configuration).](https://example.com/fig6.png)
In the proposed system, to transfer a specified amount of power to the grid, the battery will be charged using surplus energy from the PV or will be discharged to support the PV when the available energy cannot support the requested power. After evaluating the requested reference voltage vector, the appropriate sector in the vector diagram can be determined. To determine which short vectors are to be selected, the relative errors of capacitor voltages given in (18) and (19) are used

\[
e_{Vc1} = \frac{V_{C1} - V_{C2}}{V_{C1}} \quad (18)
\]

\[
e_{Vc2} = \frac{V_{C2} - V_{C1}}{V_{C2}} \quad (19)
\]

where \( V_{C1} \) and \( V_{C2} \) are the desired capacitor voltages, and \( V_{C1} \) and \( V_{C2} \) are the actual capacitor voltages for capacitor \( C_1 \) and \( C_2 \), respectively. The selection of the short vectors will determine which capacitor is to be charged or discharged. To determine which short vector must be selected, the relative errors of capacitor voltages and their effectiveness on the control system behavior are important. A decision function “\( F \)” as given in (20), can be defined based on this idea

\[
F = G_1 e_{Vc1} - G_2 e_{Vc2} \quad (20)
\]

where \( G_1 \) and \( G_2 \) are the gains associated with each of the relative errors of the capacitor voltages.

\( G_1 \) and \( G_2 \) are used to determine which relative error of the capacitor voltages is more important and consequently allows better control of the chosen capacitor voltage. For example, for an application that requires the balancing of the capacitor voltages as in traditional three-level inverters, \( G_1 \) and \( G_2 \) must have the same value with equal reference voltage values, but in the proposed application where the capacitor voltages can be unbalanced, \( G_1 \) and \( G_2 \) are different and their values are completely dependent on their definitions of desired capacitor voltages. By using \( V_{C2} = V_{dc} - V_{C1} \) and \( V_{C1} = V_{bat} \) and selecting \( G_2 \) much higher than \( G_1 \), the PV can be controlled to the MPPT, and \( C_1 \) voltage can be controlled to allow charging and discharging of the battery. In each time step, the sign of \( F \) is used to determine which short vectors are to be chosen. When \( F \) is positive, the short vectors need to be selected that can charge \( C_1 \) or discharge \( C_2 \) in that particular time step by applying (14) and using similar reasoning to (15) and (16). Similarly, when \( F \) is negative, the short vectors need to be selected that can charge \( C_2 \) or discharge \( C_1 \) in that particular time step. Based on the control system diagram given in Fig. 7.
on the ac side, the requested active power, \( p \), and reactive power, \( q \), will be generated by the inverter by implementing the requested voltage vector and applying the proper timing of the applied vectors. Further, on the dc side, MPPT control can be achieved by strict control of \( VC2 \) \((G2, G1)\) with reference value of \((Vdc - VC1)\) and more flexible control of \( VC1 \) with reference value of the battery voltage, \( VBAT \). By using the decision function \((F)\) with the given reference values, the proper short vectors to be applied to implement the requested vector can be determined. With MPPT control, the PV arrays can transfer the maximum available power \((PPV)\), and with generating the requested vector in the ac side, the requested power \( P \) is transferred to the grid. Then, the control system will automatically control \( VC1 \) to transfer excess power \((PPV - P)\) to the battery storage or absorb the power deficit \((P - PPV)\) from the battery storage. The same control system is applicable for configuration 2) by changing the generated reference voltages for the capacitors. Configuration 3) represents two storage systems connected to grid without any PV contribution, such as at night when the PV is not producing any output power.

IV. SIMULATION AND VALIDATION OF THE PROPOSED TOPOLOGY AND CONTROL SYSTEM:

Simulations have been carried out using MATLAB/Simulink to verify the effectiveness of the proposed topology and control system. An LCL filter is used to connect the inverter to the grid. Fig. 8 shows the block diagram of the simulated system.

Fig.8. block diagram of the simulated system

<table>
<thead>
<tr>
<th>Parameter of the Simulated System</th>
<th>Parameter of the Simulated System</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{dc} )</td>
<td>50 V</td>
</tr>
<tr>
<td>( C_1, C_2 )</td>
<td>1000 ( \mu )F</td>
</tr>
<tr>
<td>( h_1 )</td>
<td>1.5</td>
</tr>
<tr>
<td>( g_1 )</td>
<td>14 ( \mu )F</td>
</tr>
<tr>
<td>( m_1 )</td>
<td>1000 ( \Omega )</td>
</tr>
</tbody>
</table>

Three, series-connected PV modules are used in the simulation. The mathematical model of each of the PV units is given in (21) \([21]\) and used in the simulation.

\[
I_{PV} = \frac{V_{dc}}{G_1 + G_2} \left(1 - \left(\frac{V_{dc}}{V_{dc} - V_{c1}}\right)^{G_2/G_1}\right) \tag{21}
\]

where \( ISC \) is the short circuit current of the PV.In the simulation, it is assumed that \( ISC \) will change with different irradiances. With a solar irradiation of 1000 W/m\(^2\), \( ISC \) is equal to 6.04 A and the open circuit voltage of the PV panels will be equal to \( V_{oc} = 44V \). The main parameters of the simulated system are given in Table I. As discussed in Section III-B, \( G2 \) must be much more than \( G1 \) in order to achieve the MPPT condition and to have the flexibility to charge and discharge of the battery. Based on our experiments, any value more than 100 is suitable for this ratio. On the other hand, because the ratio of \( G2 / G1 \) will only affect the short-vector selection, increasing this ratio will not affect other results. This value has been selected to be 200 to have good control on \( Vdc \), as shown in Table I. The role of \( LBAT \) is to smooth the battery current, especially in the transient condition. A wide range of values are acceptable for the inductor value, however, decreasing its value will increase the current overshoot of the battery. Also, its value is dependent of its adjacent capacitor value and its transient voltages. Due to the practical considerations (such as size and cost), the value of \( LBAT \) is preferred to be low and has been chosen to be 5 mH based our simulation studies.

The values of \( KP \) and \( Ki \) are selected by modeling the system in the dq-frame. The current control loop can be converted to a simple system after using the decoupling technique shown in Fig 7. The details of this method can be found in [22]. For theoretical purposes, two different scenarios have been simulated to investigate the effectiveness of the proposed topology and the control algorithm using a step change in the reference inputs under the following conditions: 1) The effect of a step change in the requested active and reactive power to be transferred to the grid when the solar irradiance is assumed to be constant. 2) The effect of a step change of the solar irradiation when the requested active and reactive power to be transmitted to the grid is assumed to be constant. In a practical system, a slope controlled change in the reference input is usually used rather than a step change to reduce the risk of mathematical internal calculation errors when working with a limited precision microprocessor system and also to prevent the protection system activation. Furthermore, in practical situations, the inputs of the systems normally do not change instantaneously as a step change, such as the sun irradiation.
With this practical application in mind, the proposed system is simulated using a slope controlled change in the requested active power to be transferred to the grid when the solar irradiance is assumed to be constant. To validate this, a laboratory test is carried out using the same scenario and the experimental results given in Section V can be compared with the results from the simulation.

A. First Theoretical Scenario:

In the first scenario, it is assumed that the solar irradiation will produce $ISC = 5.61\, A$ in the PV module according to (21). The MPPT control block, shown in Fig. 7, determines the requested PV module voltage $V_{dc}$, which is 117.3 V to achieve the maximum power from the PV system that can generate 558 W of electrical power. The requested active power to be transmitted to the grid is initially set at 662 W and is changed to 445 W at time $t = 40\, ms$ and the reactive power changes from zero to 250 VAr at time $t = 100\, ms$ Fig. 9 shows the results of the first scenario simulation.

Fig. 9(a) and (b) shows that the proposed control system has correctly followed the requested active and reactive power, and Fig. 9(c) shows that the PV voltage has been controlled accurately (to be 177.3 V) to obtain the maximum power from the PV module. Fig. 9(d) shows that battery is discharging when the grid power is more than the PV power, and it is charging when the PV power is more than the grid power. Fig. 9(d) shows that before time $t = 40\, ms$, the battery discharges at 1.8 A.

A since the power generated by the PV is insufficient. After time $t = 40\, ms$, the battery current is about $–1.8\, A$, signifying that the battery is being charged from the extra power of the PV module. Fig. 9(e) shows the inverter ac-side currents, and Fig. 9(f) shows the grid-side currents with a THD less than 1.29% due to the LCL filter. The simulation results in Fig. 9 show that the whole system produces a very good dynamic response. Fig. 10 shows the inverter waveforms for the same scenario. Fig. 10(a) shows the line-to-line voltage $V_{ab}$, and Fig. 10(b) shows the phase to midpoint voltage of the inverter $V_{ao}$. Fig. 10(c) and (e) shows $V_{ao}, V_{on}$, and $V_{an}$ after mathematical filtering to determine the average value of the PWM waveforms.

B. Second Theoretical Scenario:

In the second scenario, it is assumed that the solar irradiation will change such that the PV module will produce $ISC = 4.8, 4, and 5.61\, A$. The MPPT control block determines that $V_{dc}$ needs to be 115.6, 114.1, and 117.3 V to achieve the maximum power from the PV units which can generate 485, 404, and 558 W, respectively. The requested active power to be transmitted to the grid is set at a constant 480 W and the reactive power is set to zero during the simulation time. Fig. 11 shows the results of the second scenario simulation. Fig. 11(a) shows that the inverter is able to generate the requested active power. Fig. 11(b) shows that the PV voltage was controlled accurately for different solar irradiation values to obtain the relevant maximum power from the PV modules.

Fig. 11(c) shows that the charging and discharging of the battery are correctly performed. The battery has supplemented the PV power generation to meet the requested demand by the grid. Fig. 11(d) illustrates that the quality of the waveforms of the grid-side currents are acceptable, which signifies that the correct PWM vectors are generated by the proposed control strategy. By using the proposed strategy, the inverter is able to provide a fast transient response. Fig. 11(e) shows the a-phase voltage.
Fig. 10. Simulated inverter waveforms. (a) Vab-Phase to phase inverter voltage. (b) Vao-Inverter phase voltage reference to midpoint. (c) Filtered Von-Filtered inverter phase voltage reference to midpoint. (d) Filtered Von-Filtered midpoint voltage reference to neutral. (e) Filtered Van-Filtered phase voltage reference to neutral and current of the grid, which are always in-phase signifying that the reactive power is zero at all times.

C. Practically Oriented Simulation:

In the third simulation, the requested active power to be transmitted to the grid is initially set at 295 W and, at time t = 40 ms, the requested active power starts to reduce as a slope controlled change and finally stays constant at 165 W at t = 90 ms. It is assumed that the solar irradiation will produce ISC = 2.89 A in the PV module according to (21). The requested PV module voltage Vdc , to achieve MPPT condition will be 112.8 V to generate 305 W of electrical power. Fig. 12(a) shows that the active power transmitted to the grid reduces and follows the requested active power. Fig. 12(b) shows the battery current which is about 0.1 A before t = 40 ms and then because of the reduced power transmission to the grid with a constant PV output, the battery charging current is increased and finally fixed at about 2.2 A. Fig. 12(c) shows the ac inverter currents slowly decreasing starting from 3.4Arms at t = 40 ms and finally stays constant at 1.9Arms at t = 90 ms. During this simulation, the dc voltage is held at 112.8 V to fulfill the MPPT requirement. It is important to note that during the simulations, the dc bus is working under unbalanced condition because the battery voltage during the simulation is equal to 60 V, and therefore, this particular scenario will not allow equal capacitor voltages.

V. EXPERIMENTAL RESULT:

A prototype system, as shown in Fig. 13, is built in the lab to validate the operation and the effectiveness of the proposed system. The inverter and the control part of the prototype system is configurable to be used as a three-phase five-level floating capacitor based active neutral point clamp (5 L-ANPC) inverter, a three-phase three-level ANPC inverter and a three-phase three-level NPC inverter applications. For the purpose of this paper, the prototype system is configured as a three-phase three-level NPC inverter. In this case, some of the switches will be continually set to OFF or ON.

The output from the California Instruments programmable arbitrary waveform generator is used to emulate the grid and the output from a programmable solar array simulator (Elgar TerraSAS) from AMETEK is used to emulate the PV arrays. The Texas instrument TMS320F28335 control card and the Altera Cyclone IV EP4CE22F17C6 N FPGA card are used in the control board to provide the necessary control implementation ability.

The implemented system specification is approximately similar to the same system configuration and values presented in the simulation section with the parameters given in Table I. The experimental parameters are given in Table II.
The experimental results are shown in Figs. 14–19. Figs. 15–16 show the steady-state results when 220 W active power is transferred to the grid from PV and about 75 W is being absorbed by the battery. Fig. 14 shows the PWM output voltage of phase “a” of the inverter with reference to the midpoint of the inverter where Tiss is set to be 100 μs, which agrees with our simulation. Fig. 15 shows phase “a” and “b” steady-state grid-side currents showing proper switching performance of the inverter.

The battery voltage is about 63.6 V during the charging and discharging currents at different levels of solar irradiation. The results from experiments using a prototype built in the lab have validated the proposed topology to control both PV and battery storage in supplying power to the ac grid.
Fig. 18. Battery current CH1 and phase “a” grid current CH2.

Fig. 19. Phase “a” grid voltage and current waveforms.

Fig. 16 shows the inverter and grid phase “a” currents to show the effectiveness of the designed LCL filter.

Fig. 17 shows the battery and phase “a” grid current when PV output is reducing. Initially, the battery current is positive suggesting that the battery is absorbing power (around 75 W) and then as the PV output is reducing, the battery slowly reduces its absorbing power and then starts to discharge power to supplement the PV output, to maintain constant power to the grid as shown in the phase “a” grid current, which remains constant as the battery current is changing.

To validate the simulation results from Section IV-C, a new test was carried out with a similar condition as described in Section IV-C. The results are shown in Fig. 18. In the test, the PV simulator generates about 300 W power. In this condition, the dc-side voltage of the inverter is about 112.3 V to meet the MPPT condition.

The battery voltage is about 63.6 V during the charging time and the voltage of the lower capacitor VC1 is about 64.2 V, which shows that the inverter is working under unbalanced dc voltage condition to fulfil the power transmission requirements.

VI. CONCLUSION:

A novel topology for a three-level NPC voltage source inverter that can integrate both renewable energy and battery storage on the dc side of the inverter has been presented. A theoretical framework of a novel extended unbalance three-level vector modulation technique that can generate the correct ac voltage under unbalanced dc voltage conditions has been proposed. A new control algorithm for the proposed system has also been presented in order to control power flow between solar PV, battery, and grid system, while MPPT operation for the solar PV is achieved simultaneously.

The effectiveness of the proposed topology and control algorithm was tested using simulations and results are presented. The results demonstrate that the proposed system is able to control ac-side current, and battery charging and discharging currents at different levels of solar irradiation. The results from experiments using a prototype built in the lab have validated the proposed topology to control both PV and battery storage in supplying power to the ac grid.

REFERENCES:


About Authors:

Mr. VENKATESWARLU AMBHOJI was born in India in the year of 1979. He received B.Tech degree in Electrical and Electronics Engineering in the year of 2003 & M.Tech degree in power electronics in the year of 2010 from JNTUH, Hyderabad. He is currently pursuing Ph.D. degree in electrical engineering. His research interests are in the area of power systems especially generation, transmission, distribution and utilization of electrical energy. He is a professional member of IEEE and a member of Power and Energy Society (PES) since 2011. He is acting as counselor for LITS -IEEE student branch.

Email ID: venkat.suvi@gmail.com
Blog Spot id: www.powerbash.blogspot.com

Ms. MOHAMMAD NASREEN was born in INDIA in the year of 1990. Completed her B.Tech degree in Electrical and Electronics Engineering from SBIT. Now she is pursuing M.Tech degree in Power Electronics at Laqshya institute of technology and sciences, KHAMMAM, TELANGANASTATE, INDIA-507305. Mail id: nasreen6311@gmail.com