

A Novel Control Method of Multiband Hysteresis Modulation for Multilevel Inverter Applications



Mohdzaheer Naser

M.Tech (CS),

LORDS Institute of Engineering and Technology,
Hyderabad, Telangana, India.



Ramamohana Dasari

Asst Professor

Dept of Electrical Engineering,
LORDS Institute of Engineering and Technology,
Hyderabad, Telangana, India.

Abstract:

In this paper, a frequency-domain method is proposed for the determination of net hysteresis bandwidth for a given desired maximum switching frequency of the inverter. A hierarchical switching algorithm has been suggested for the modular cells of the cascaded multilevel inverter. A generalized multiband hysteresis modulation and its characterization have been proposed for the sliding-mode control of cascaded H-bridge multilevel inverter (CHBMLI)-controlled systems. A smaller hysteresis band gives fast dynamic performance and accurate tracking characteristics. However, a smaller hysteresis band also leads to a high switching frequency.

Key words:

Multilevel inverter, multiband hysteresis modulation, static compensator.

I. INTRODUCTION:

There are various current control methods for two-level converters. Hysteresis control of power converters, based on instantaneous current errors, is widely used for the compensation of the distribution system as it has good dynamic characteristics and robustness against parameter variations and load non-linearities. The cascaded H-bridge multilevel inverter (CHBMLI) configuration has the advantage of its simplicity and modularity over a diode-clamped multilevel inverter or a flying-capacitor multilevel inverter. Various improved modulation schemes have been proposed for CHBMLI in the recent past. The complexities involved in the modulation of multilevel inverter under closed loop depend upon the number of levels used and the topology of the cascaded multilevel inverter.

Applications of sliding-mode control for high-voltage and high-power applications require multilevel inverters or parallel inverters as VSIs. Several modulation methods have been proposed in the past for the control of multilevel inverters under sliding mode. The hysteresis-based instantaneous method of control has been widely used for sliding-mode-controlled two-level inverters. The switching frequencies of high-power converters are limited by the switching losses. The VSI needs to operate at finite maximum switching frequency in these high-power converters. The switching characterization of VSI is an important requirement for the suitable design of power circuit and thermal management. Sliding-mode control is an important closed-loop modulation being used for ac-load-voltage-control applications using dc-ac converters. Examples include uninterruptible power supplies, ac power supplies, and distribution static compensators (DSTATCOMs).

II. DSTATCOM:

The distribution system consists of a load that is supplied from voltage source v_s through a feeder (R_s, L_s), as shown in Fig. 1. DSTATCOM consists of a VSI that is connected to the load through an interfacing inductance L_T . Resistance R_T represents the equivalent resistance in the shunt path. Voltage V_d represents the net dc-link voltage of the VSI. Filter capacitor C_f is connected in the shunt. The currents flowing through the different branches are source current i_s , load current i_l , current through the filter capacitor i_{cf} , inverter output current i_{in} , and current injected in the shunt branch i_{sh} . The net controllable voltage at the output of the VSI is uV_{dc} , where u is defined as the control input and represents the switching logic of the inverter. It assumes discrete values between -1 and $+1$, depending upon the number of levels of the VSI, e.g., $-1, -1/2, 0, +1/2, +1$, for a five-level inverter.




Fig 1: Equivalent circuit of compensator.

The switches used in the VSI need to be fully rated and operate at very high switching frequency for ideal sliding-mode control. A multiband hysteresis modulation using a cascaded multilevel inverter will be discussed hereinafter so as to bring the device ratings into the limits of practical insulated-gate bipolar-transistor (IGBT) switches with the desired maximum switching frequency.

III. CASCADED MULTILEVEL INVERTER:

Fig. 2 shows a general n-level ($n = 3, 5, 7, \dots$) cascaded multilevel inverter topology. The basic building block of the cascaded inverter is an H-bridge. The switches $S_{w11}, S_{w12}, \dots, S_{wN4}$ shown in Fig. 2 represent an IGBT with an antiparallel diode. The number of such H-bridges required for an n-level inverter is $N = (n - 1)/2$. For higher voltage/power-rating applications, the switching frequency and device ratings are limited. Therefore, it is desirable to distribute the voltage and power stress among the number of devices. For an n-level inverter, the voltage stress on the semiconductor switches and the dc-link capacitor is $1/N$ times the net dc-link voltage V_{dc} required.




Fig 2: Cascaded n-level inverter

Five-Level Modulation:

For a five-level modulation, two H-bridges are required, as shown in Fig. 4(a). The corresponding multiband

hysteresis modulation is shown graphically in Fig. 4(b). The detailed control algorithm for a five-level inverter based on the multiband hysteresis modulation is described.




Fig 3: Five-level modulation

With this scheme, the modulator has five levels of output, i.e., $u = -1, -1/2, 0, +1/2, \text{ and } +1$. The time-domain representation of five-level hysteresis modulation, showing switching function $s_e(t)$ and five-level switching logic $u(t)$.




Fig 4: Multiband hysteresis modulation.

Hierarchical Switching strategy:

A switching scheme is proposed to follow the algorithm given for obtaining the five-level output, which can easily be extended to the further higher level inverter. The scheme leads to a unique switching pattern corresponding to each level in the output. In this scheme, the switching stress of all the switches of the same H-bridge is equal. For the five-level modulation discussed in the previous section, the following two hierarchies are chosen. Under steady-state condition, switching function s_e varies at the fundamental frequency. Therefore, the left-leg switches operate at this frequency for the positive half-cycle. The right-leg switches of the H-bridges, i.e., $S_{w13}, S_{w12}, S_{w23}, \text{ and } S_{w22}$, operate at high switching frequency for the positive half-cycle of switching function s_e , following the multiband hysteresis modulation.

Each hierarchical bridge will operate for that corresponding level of the output only. The position of switches in the other H-bridge will remain fixed in this period. The hierarchical switching scheme can easily be extended to any higher level inverter modulation. For an n-level inverter, there are N hierarchical H-bridges. Each is assigned as level-3, level-5 . . . or level-n H-bridge.

IV. CONVENTIONAL SINGLE-PHASE SYSTEM:

The multilevel modulation and sliding-mode control proposed in the previous sections are verified for the operation of single-phase DSTATCOM using a five-level cascaded inverter. The load is assumed to be a nonlinear rectifier type with input impedance (L_{lac}, R_{lac}). The output dc voltage of the full-bridge rectifier is fed to a resistive load R_{ldc} supported by a parallel dc capacitor C_{ldc} . The single-phase nonlinear load draws fundamental, third order, and higher order harmonic components. As DSTATCOM regulates the PCC voltage to a 50-Hz sinusoid, any harmonic component that is present in the nonlinear load must come from the compensator while controlling the voltage at the PCC. This is the reason for the presence of third and higher order harmonic components, along with the switching components, in addition to the fundamental component.

Simulation results:




Fig 5: simulation design of 1-phase system




Fig 6: STATCOM design for 1-phase system




Fig 7: input voltage




Fig 8: output voltage of H-bridge 1.




Fig 9: output voltage of H-bridge 2.




Fig 10: five-level output voltage




Fig 13: DC-link voltages



Fig 14: Five-level inverter output voltages of three phases.

V.PROPOSED THREE-PHASE SYSTEM:

A five-level cascaded H-bridge topology is used in DSTAT-COM for a three-phase four-wire distribution system. The VSI requires a cascaded connection of two H-bridges for each of phases a, b, and c, for the five-level inverter. Switches S_{wa11} , S_{wa12} , S_{wc24} , represent an IGBT with an antiparallel diode. The dc-link voltages for each H-bridge are represented by V_{dca1} , V_{dca2} , and V_{dcc2} across dc-link capacitors C_{dca1} , C_{dca2} , C_{dcc2} , respectively. The output voltages for each phase are cascaded at terminals $Aa1Ba1-Aa2Ba2$ for phase a, $Ab1Bb1-Ab2Bb2$ for phase b, and $Ac1Bc1-Ac2Bc2$ for phase c. A common neutral n_s from all the three phases is connected to the system neutral (fourth wire).




Fig 11: proposed three-phase system




Fig12: cascaded multilevel inverter for phase A.




Fig 15: Voltage tracking characteristics of three phases.

A permanent magnet synchronous motor has been connected to at the load for verification of the system under machine load condition. The rotor speed of the PMSM is shown in fig 16.




Fig 16: rotor speed of the PMS motor

VI.CONCLUSION:

The multiband hysteresis modulation proposed in this paper has shifted the switching components toward higher frequencies and has hence reduced the switching ripple content in the output controlled voltage. The proposed frequency-domain method of switching characterization for CHBMLI has estimated accurately the hysteresis bandwidth for the desired maximum switching frequency. The simulation verification of the derived results have been provided through a single-phase DSTATCOM model.

REFERENCES:

- [1] J. S. Lai and F. Z. Peng, "Multilevel converters—A new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/June 1996.
- [2] J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [3] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [4] P. Lezana, J. Rodríguez, and D. A. Oyarzún, "Cascaded multilevel inverter with regeneration capability and reduced number of switches," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1059–1066, Mar. 2008.
- [5] Z. Du, L. M. Tolbert, J. N. Chiasson, and B. Ozpineci, "Reduced switching-frequency active harmonic elimination for multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1761–1770, Apr. 2008.
- [6] J. I. Leon, R. Portillo, S. Vazquez, J. J. Padilla, L. G. Franquelo, and J. M. Carrasco, "Simple unified approach to develop a time-domain modulation strategy for single-phase multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 9, pp. 3239–3248, Sep. 2008.
- [7] J. I. Leon, S. Vazquez, A. J. Watson, L. G. Franquelo, P. W. Wheeler, and J. M. Carrasco, "Feed-forward space vector modulation for single-phase multilevel cascaded converters with any dc voltage ratio," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 315–325, Feb. 2009.
- [8] M. A. Pérez, P. Cortés, and J. Rodríguez, "Predictive control algorithm technique for multilevel asymmetric cascaded H-bridge inverters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4354–4361, Dec. 2008.