

## Design and Simulation of Static Synchronous Compensator for PQ Improvement Using Active Disturbances Rejection Controller (ADRC)



**R. Vajramma**

Assistant Professor  
Department of EEE

Brilliant Grammar School Educational Society's  
Group of Institutions,  
Abdullapurmet, Hayathnagar, R.R.Dist, Hyderabad.



**S. Yeswanth**

M.Tech (Electrical Power Systems)  
Department of EEE

Brilliant Grammar School Educational Society's  
Group of Institutions,  
Abdullapurmet, Hayathnagar, R.R.Dist, Hyderabad.

### ABSTRACT:

*In this paper, a novel control approach of the PI controller used for individual DC voltage balancing control of series connected H-bridge converter-based STATic synchronous COMPensator (STATCOM) is presented. An Active Disturbances Rejection Controller (ADRC) of designed with phase shift sinusoidal pulse width modulation, using two control loops (DC voltage control loop and phase angle shift control loop) to ensure DC voltage balance. A passivity based control technique has been proposed for DC voltage controlling. The simulation results verify that the proposed method has good effects of balancing individual DC voltage for Power Quality improvement.*

**Key words:** ADRC controller, STATCOM, DC voltage control, multilevel inverter.

### INTRODUCTION

Multilevel converters have received more and more attention because of their capability of high voltage operation, high efficiency, and low electromagnetic interference. especially, multilevel converters have been used for STATCOM widely as it can improve the power rating of the compensator to make it suitable for medium or high-voltage high power applications[1-2]. There are many types of multilevel converters used for constructing STATCOMs such as diode-clamp

converter, flying capacitor based converter, and cascaded H-bridge converter. Cascaded H-bridge topologies are more popular because of its many advantages:

- (1) It can generate almost sinusoidal waveform voltage from several separate dc sources to reduce harmonics.
- (2) It can response faster because of eliminating the need of a transformer to provide the requisite voltage levels.
- (3) Modularized circuit layout and packing is very easy due to the simplicity of structure [3-4].


Fig. 1 shows the block diagram of a cascaded H-bridge multilevel converter based STATCOM. The converter used in STATCOM acts as an inverter, and each H-bridge cell can generate three different voltage outputs by connecting dc voltage to ac side through different states of the four switches.

The control of the phase angle between line voltage and voltage source converter (VSC) voltage leads STATCOM to absorb or supply reactive power. For cascaded H-bridge converters based STATCOM, it is important to ensure that the power drawn from each DC side is equal. Thus, each H-bridge cell in the inverter is equally utilized. However, due to inverter devices are not ideal and have different tolerance

errors, each dc capacitor voltage may not be exactly balancing.

It is a main disadvantage for cascaded H-bridge converters used for STATCOM, so it is necessary using an additional control strategy to balance the DC voltages [5-7]. Several literatures have discussed how to balance the DC voltage of the cascaded H-bridge multilevel converter. In [6] shifting a small phase angle of the output voltage for every H-bridge cells is presented. In [5] [6] a switching pattern swapping scheme is presented. However, a low-frequency switching modulation--looking-up table method was used in it due to the limitations of high power electronic switches. In [1], it combines individual balancing control with clustered balancing control to regulate DC voltage. However, it is not easy to assign appropriate values to gain parameters. Like in [1], in [8], additional control loop is used to regulate the active power absorbed by each cell.

Generally, phase angle shift control scheme is one of the most simple methods and easy to realize. This paper proposed a novel design approach about the PI controller of the two control loops (traditional DC voltage control loop and a small phase angle shift control loop), by means phase shift SPWM technique, it can realize DC voltage well balance.




**Fig 1: Schematic of a cascaded-multilevel converter based STATCOM system**

### STATCOM

Focus on the STATCOM operation and performance under abnormal network conditions. As probably the most severe cause of malfunctioning of grid-connected equipment is unbalanced voltage sags, this is the usual source of abnormal situations considered in these studies. Voltage sags typically tend to deteriorate the performance of the power converters and electrical machines connected to the ac network. In particular, a reduction of the power quality is noticed in this equipment, which is caused by a ripple in the output power and an increase in the current harmonic distortion. The following features followed by STATCOM: This device is connected to the line as a shunt mode. This device is based on voltage source inverter (VSI). In this device there are no chances of resonance phenomenon. Using this device the reactive power supported to the system or bus i.e. enhances voltage profile of the system.

### Dynamic model of STATCOM

Fig. 2 shows the equivalent circuit of the STATCOM system where  $V_s$  is the source voltage,  $V_c$  is the generated voltage of the STATCOM and  $i_c$  is the current drawn by the STATCOM,  $L_c$  and  $R$  are reactance and resistance of source and filter reactor.



**Fig 2: Equivalent circuit of the STATCOM**

According to equivalent circuit shown in Fig. 2

$$L \frac{di_c}{dt} + Ri_c = V_s - V_c$$

In d-q synchronous reference frame, the mathematical expression of the STATCOM is shown as follows:

$$L \frac{d}{dt} \begin{bmatrix} i_{cd} \\ i_{cq} \end{bmatrix} + R \begin{bmatrix} i_{cd} \\ i_{cq} \end{bmatrix} = \begin{bmatrix} v_{sd} \\ v_{sq} \end{bmatrix} - \begin{bmatrix} v_{cd} \\ v_{cq} \end{bmatrix} + \omega L \begin{bmatrix} i_{cq} \\ -i_{cd} \end{bmatrix}$$

$$\begin{bmatrix} v_{sd} \\ v_{sq} \end{bmatrix} = \sqrt{3}U_s \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

Fig. 1 shows the circuit configuration of the star-configured STATCOM cascading H-bridge pulse width modulation (PWM) converters in each phase and it can be expanded easily according to the requirement. By controlling the current of STATCOM directly, it can absorb or provide the required reactive current to achieve the purpose of dynamic reactive current compensation. Finally, the power quality of the grid is improved and the grid offers the active current only.

For selecting insulated-gate bipolar transistor (IGBT), considering the complexities of practical industrial fields, there might be the problems of the spike current and over load. Consequently, in order to ensure the stability and reliability of H-bridge cascaded STATCOM, and also improve the over load capability, the current rating of the selected IGBT should be reserved enough safety margin.

The modulation technology adopts the carrier phase-shifted sinusoidal PWM (abbreviated as CPS-SPWM).

### CONTROL STRATEGY

The decoupled currents can be written as

$$\frac{d}{dt} \begin{bmatrix} i_{cd} \\ i_{cq} \end{bmatrix} = \begin{bmatrix} -R/L & 0 \\ 0 & -R/L \end{bmatrix} \begin{bmatrix} i_{cd} \\ i_{cq} \end{bmatrix} + \frac{1}{L} \begin{bmatrix} v_{sd} - v_{cd} + \omega Li_{cq} \\ v_{sq} - v_{cq} - \omega Li_{cd} \end{bmatrix}$$

Introducing two intermediate variables,  $x_1, x_2$

$$x_1 = v_{sd} - v_{cd} + \omega Li_{cq}$$

$$x_2 = -v_{cq} - \omega Li_{cd}$$

$$\frac{d}{dt} \begin{bmatrix} i_{cd} \\ i_{cq} \end{bmatrix} = \begin{bmatrix} -R/L & 0 \\ 0 & -R/L \end{bmatrix} \begin{bmatrix} i_{cd} \\ i_{cq} \end{bmatrix} + \frac{1}{L} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

Variables  $x_1, x_2$  can be obtained

$$x_1 = k_p (i_{cd}^* - i_{cd}) + k_i \int (i_{cd}^* - i_{cd}) dt$$

$$x_2 = k_p (i_{cq}^* - i_{cq}) + k_i \int (i_{cq}^* - i_{cq}) dt$$

$i_{cq}^*$  is the reference of the reactive current, and it can be got through reactive current detection. The reference of the active current,  $i_{cd}^*$ , is derived from a PI controller as follows:

$$i_{cd}^* = (k_p + k_i/s)(v_{dc}^* - 2 \sum v_{dci} / (n-1))$$

Where  $n$  is the number of level. The d-axis and q-axis reference voltage equations of the STATCOM in Fig. 3 are

$$\begin{bmatrix} v_{cd}^* \\ v_{cq}^* \end{bmatrix} = \begin{bmatrix} v_{sd} \\ v_{sq} \end{bmatrix} - \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \omega L \begin{bmatrix} i_{cq} \\ -i_{cd} \end{bmatrix}$$

The modulation index and phase angle of STATCOM output voltage are given by:

$$MI = \sqrt{(v_{cd}^*)^2 + (v_{cq}^*)^2} / kn\bar{v}_{dc}$$

$$\delta = \tan^{-1}(v_{cq}^* / v_{cd}^*)$$




Fig 3: Control block diagram

Generally, the dc capacitor voltage of H-bridge cascaded STATCOM is maintained at the given value through absorbing the active current from the grid that can be achieved by controlling the d-axis active current.

This d-axis active current  $i^*_{dc} = i_{dc} + i_{cd}$  can be added to the d-axis reference current. The newfound d-axis reference current is  $i^*_{dnew} = i^*_d + i^*_{dc}$ . Now, the three expected stable equilibrium points of the system can be revised two:  $x^*_1 = i^*_{dnew}$  and  $x^*_2 = i^*_q$  Error system is established as follows:

$$x_e = x - x^* = [i_d - i^*_{dnew} \quad i_q - i^*_q]^T$$

Where  $x^*$  is the expected stable equilibrium point of the system.




Fig 4: impedance controlling technique

As the first-level control of the dc capacitor voltage balancing, the aim of the overall voltage control is to keep the dc mean voltage of all converter cells equalling to the dc capacitor reference voltage. The common approach is to adopt the conventional PI controller which is simple to implement. However, the output voltage and current of H-bridge cascaded STATCOM are the power frequency sinusoidal variables and the output power is the double power frequency sinusoidal variable, it will make the dc capacitor also has the double power frequency ripple voltage.

So, the reference current which is obtained in the process of the overall voltage control is not a standard dc variable and it also has the double power frequency

alternating component and it will reduce the quality of STATCOM output current.

In general, when using PI controller, in order to ensure the stability and the dynamic performance of system, the bandwidth of voltage loop control is set to be 200–500 Hz and it is difficult to restrain the negative effect on the quality of STATCOM output current which is caused by the 100 Hz ripple voltage. Moreover, because of static error of PI controller, it will affect not only the first level control but also the second and the third one. Especially, during the start-up process of STATCOM, it will make the voltage reach the target value with a much larger overshoot.

As the overall dc voltage and the clustered dc voltage are controlled and maintained, the individual control becomes necessary because of the different cells have different losses. The aim of the individual balancing control as the third level control is to keep each of 12 dc voltages in the same cluster equalling to the dc mean voltage of the corresponding cluster. It plays an important role in balancing 12 dc mean capacitor voltages in each cluster. Due to the symmetry of structure and parameters among the three phases, a-phase cluster is taken as an example for the individual balancing control analysis.

The method can be illustrated as follows.

- 1) If the requirement is to reduce the duty cycle, it needs to shift down the normal modulation wave and shift up the opposite modulation wave.
- 2) If the requirement is to prolong the duty cycle, it needs to shift up the normal modulation wave and shift down the opposite modulation wave.

### SIMULATION RESULTS

Two H-bridge cascaded STATCOMs are running simultaneously. One generates the set reactive current and the other generates the compensating current that prevents the reactive current from flowing into the grid. The paper is divided into two parts: the current loop control and the dc capacitor voltage balancing control. In current loop control, the measured simulation waveform is the current of a-phase cluster.




Fig 5: Simulation circuit of STATCOM interconnected to grid




Fig 9: STATCOM current




Fig 6: simulation circuit of Non-linear load along with PMSM motor




Fig 10: source current, load current and STATCOM current




Fig 7: simulation circuit of H-bridge converter




Fig 11: Load voltage




Fig 8: Simulation circuit of control strategy




Fig 12: Load current




Fig 13: Dc link voltage and current




Fig 14: STATCOM voltage




Fig 15: Source voltage and source current




Fig 16: Synchronous reference frame voltage




Fig 17: performance characteristics of PMSM motor

## CONCLUSION

Paper finds its new application in H-bridge cascaded STATCOM for clustered balancing control. It realizes the excellent dynamic compensation for the outside disturbance. The previous method is the modulation strategy that is based on CPS-SPWM in this paper and it is very easy to be realized. The simulation results have confirmed that the proposed methods are feasible and effective.

## REFERENCES

- [1] H. Akagi, S. Inoue, and T. Yoshii, Control and performance of a transformerless cascade pwm STATCOM with star configuration, IEEE Trans. Ind. Appl., Vol. 43, No. 4, 2007, pp. 1041-1049.
- [2] F. Z. Peng, J-S Lai, J.W. McKeever. and J. VanCoevering, A multilevel voltage-source inverter with separate DC sources for static var generation, IEEE Trans. Ind. Appl., Vol. 32, No. 5, , 1996, pp. 1130-1138.
- [3] Xiangyun Fu, Jianze Wang and Yanchao Ji, A Novel STATCOM Based on Cascaded Three-phases Voltage Source Inverter, Proc. IEEE.32th. Annu. Ind. Electron.Spec.Conf., Paris, France, 2006, pp. 2174-2179.
- [4] M. Li, J. N. Chiasson, L. M. Tolbert, Capacitor voltage control in a cascaded multilevel inverter as a static var generator, CES/IEEE 5th Power Electronics and Motion control Conference, Shanghai, China, IPEMC, 2006, pp. 1-5.

[5] D. Soto, T. C. Green, A DC Link Capacitor Voltages Control Strategy for a PWM Cascade STATCOM, Proc. IEEE.36th. PESC ,Recife, Brazil. 2005, pp. 2251-2256.

[6] D. Soto, R. Peña, and P. Wheeler, Decoupled control of capacitor voltages in a PWM cascade StatCom, in proc.PESC, Rhodes, Greece. June15-19, 2008, pp. 1384-1389.

[7] Watson. A. J, Wheeler. P.W, and Clare. J.C, A complete harmonic elimination approach to DC link voltage balancing for a cascaded multilevel rectifier, IEEE Trans. Ind.Electron., Vol. 54, No. 6, 2007, pp. 2946-2953.

#### **Author Details**

##### **R Vajramma**

Obtained her B.Tech (EEE) degree from Y.P.R College of Engineering and Technology in 2011.M.Tech (Electrical Power systems) from Sri Sai Educational Society's Group of Institutions in 2014.She worked as Assistant Professor in GATE Engineering college Kothada. She has been working as Assistant Professor in department of EEE at Brilliant Grammar School Educational Society's Group of Institutions. Her areas of interest include control systems, electrical machines, and power systems. She is having 4 years teaching experience.

##### **S. Yeswanth**

Received the B. Tech degree in Electrical Engineering from JNTU Hyderabad university and currently he pursuing M.Tech in Electrical Power Systems from Brilliant Grammar School Educational Society's Group of Institutions-Integrated Campus (Abdullapurmet, Hayathnagar, R.R.Dist, Hyderabad). His interests include power electronics and control systems in distribution level.