

High Speed Low Power Multiplier using a Vedic Mathematical Approach



Sk.Kaiser

**M.Tech Student,
Department of ECE,
KITS for Women's, kodad, T.S, India.**



Mr.V.Srinivasa Rao

**Associate Professor,
Department of ECE,
KITS for Women's, kodad, T.S, India.**

ABSTRACT:

Multiplier design is always a challenging task; how many ever novel designs are proposed, the user needs demands much more optimized ones. Vedic mathematics is world renowned for its algorithms that yield quicker results, be it for mental calculations or hardware design. Power dissipation is drastically reduced by the use of Reversible logic. The reversible Urdhva Tiryakbhayam Vedic multiplier is one such multiplier which is effective both in terms of speed and power. In this paper we aim to enhance the performance of the previous design. The Total Reversible Logic Implementation Cost (TRLIC) is used as an aid to evaluate the proposed design. This multiplier can be efficiently adopted in designing Fast Fourier Transforms (FFTs) Filters and other applications of DSP like imaging, software defined radios, wireless communications.

Keywords:

Quantum Computing, Reversible Logic Gate, Urdhva Tiryakbhayam, Optimized Design, TRLIC.

1. INTRODUCTION:

Vedic mathematics is the ancient Indian system of mathematics which mainly deals with Vedic mathematical formulae and their application to various branches of mathematics. Vedic mathematics was reconstructed from the ancient Indian scriptures (Vedas) by Sri Bharati Krsna Tirtha after his research on Vedas. He constructed 16 sutras and 16 upa sutras after extensive research in Atharva Veda. The most famous among these 16 are Nikhilam Sutram, Urdhva Tiryakbhayam, and Anurupyeh. It has been found that Urdhva Tiryakbhayam is the most efficient among these.

The beauty of Vedic mathematics lies in the fact that it reduces otherwise cumbersome looking calculations in conventional mathematics to very simple ones. This is so because the Vedic formulae are claimed to be based on the natural principles on which the human mind works. Hence multiplications in DSP blocks can be performed at faster rate. This is a very interesting field and presents some effective algorithms which can be applied to various branches of engineering. Digital signal processing (DSP) is the technology that is omnipresent in almost every engineering discipline. Faster additions and multiplications are the order of the day. Multiplication is the most basic and frequently used operation in a CPU. Multiplication is an operation of scaling one number by another. Multiplication operations also form the basis for other complex operations such as convolution, Discrete Fourier Transform, Fast Fourier Transforms, etc.

With ever increasing need for faster clock frequency it becomes imperative to have faster arithmetic unit. Hence Vedic mathematics can be aptly employed here to perform multiplication. Reversible logic is one of the promising fields for future low power design technologies. Since one of the requirements of all DSP processors and other hand held devices is to minimize power dissipation multipliers with high speed and lower dissipations are critical. This paper proposes an implementation of Reversible Urdhva Tiryakbhayam Multiplier which consists of two cardinal features. One is the fast multiplication feature derived from Vedic algorithm Urdhva Tiryakbhayam and another is the reduced heat dissipation by the virtue of implementing the circuit using reversible logic gates. Energy loss is an important consideration in digital circuit design. A part of this problem arises from the technological non ideality of switches and materials. The other part of the problem arises from Landauer's principle for which there is no solution.

Landauer's Principle states that logical computations that are not reversible necessarily generate $kT \ln(2)$ joules of heat energy, where k is the Boltzmann's Constant $k=1.38 \times 10^{-23}$ J/K, T is the absolute temperature at which the computation is performed. Although this amount of heat appears to be small, Moore's Law predicts exponential growth of heat generated due to information lost, which will be a noticeable amount of heat loss in next decade. Also by second law of thermodynamics any process that is reversible will not change its entropy. On thermodynamical grounds, the erasure of one bit of information from the mechanical degrees of a system must be accompanied by the thermalization of an amount of $kT \ln(2)$ joules of energy. The information entropy H can be calculated for any probability distribution. Similarly the thermodynamic entropy S refers to thermodynamic probabilities specifically. Thus gain in entropy always means loss of information, and nothing more.

Design that does not result in information loss is called reversible. It naturally takes care of heat generated due to information loss. Bennett showed that zero energy dissipation would be possible only if the network consists of reversible logic gates. Thus reversibility will become an essential property in future circuit design technologies. In the multiplier is designed using two units; one is the partial product generation unit constructed using Fredkin gates and other the summing unit constructed using 4x4 TSG gates. Presented a fault tolerant reversible 4x4 multiplier circuit. For construction of this circuit parity preserving FRG and MIG gates were used. Multiplier circuit was designed in two parts. In second part of circuit MIG gates were used instead of half adders and full adders. Has proposed a design of reversible multiplier which makes use of Peres gate for generation of partial products as compared to , which uses Fredkin gates. For the construction of adders the HNG gate was devised. Proposes low quantum cost realization of reversible multipliers which mainly uses Peres full adder gate (PF AG) for its design. It also uses Peres gates for the generation of partial products.

2. REVERSIBLE LOGIC:

Reversible logic is a promising computing design paradigm which presents a method for constructing computers that produce no heat dissipation. Reversible computing emerged as a result of the application of quantum mechanics principles towards the development of a universal computing machine.

Specifically, the fundamentals of reversible computing are based on the relationship between entropy, heat transfer between molecules in a system, the probability of a quantum particle occupying a particular state at any given time, and the quantum electrodynamics between electrons when they are in close proximity. The basic principle of reversible computing is that a bijective device with an identical number of input and output lines will produce a computing environment where the electrodynamics of the system allow for prediction of all future states based on known past states, and the system reaches every possible state, resulting in no heat dissipation.

A reversible logic gate is an N-input N-output logic device that provides one to one mapping between the input and the output. It not only helps us to determine the outputs from the inputs but also helps us to uniquely recover the inputs from the outputs. Garbage outputs are those which do not contribute to the reversible logic realization of the design. Quantum cost refers to the cost of the circuit in terms of the cost of a primitive gate. Gate count is the number of reversible gates used to realize the function. Gate level refers to the number of levels which are required to realize the given logic functions.

The following are the important design constraints for reversible logic circuits.

1. Reversible logic gates do not allow fan-outs.
2. Reversible logic circuits should have minimum quantum cost.
3. The design can be optimized so as to produce minimum number of garbage outputs.
4. The reversible logic circuits must use minimum number of constant inputs.
5. The reversible logic circuits must use a minimum logic depth or gate levels.

The basic reversible logic gates encountered during the design are listed below:

1. Feynman Gate : It is a 2x2 gate and its logic circuit is as shown in the figure. It is also known as Controlled Not (CNOT) Gate. It has quantum cost one and is generally used for Fan Out purposes.

2. Peres Gate : It is a 3x3 gate and its logic circuit is as shown in the figure. It has quantum cost four. It is used to realize various Boolean functions such as AND, XOR.

3. Fredkin Gate : It is a 3x3 gate and its logic circuit is as shown in the figure. It has quantum cost five. It can be used to implement a Multiplexer.

4.HNG Gate: It is a 4x4 gate and its logic circuit is as shown in the figure. It has quantum cost six. It is used for designing ripple carry adders. It can produce both sum and carry in a single gate thus minimizing the garbage and gate counts.




Figure 1: Reversible logic gates.

3. Urdhva – Tiryagbhyam:

Urdhva Tiryakbhayam (UT) is a multiplier based on Vedic mathematical algorithms devised by ancient Indian Vedic mathematicians. Urdhva Tiryakbhayam sutra can be applied to all cases of multiplications viz. Binary, Hex and also Decimals. It is based on the concept that generation of all partial products can be done and then concurrent addition of these partial products is performed.

The parallelism in generation of partial products and their summation is obtained using Urdhva Tiryakbhayam. Unlike other multipliers with the increase in the number of bits of multiplicand and/or multiplier the time delay in computation of the product does not increase proportionately. Because of this fact the time of computation is independent of clock frequency of the processor. Hence one can limit the clock frequency to a low value. Also, since processors using lower clock frequency dissipate lower energy, it is economical in terms of power factor to use low frequency processors employing fast algorithms like the above mentioned.

The Multiplier based on this sutra has the advantage that as the number of bits increases, gate delay and area increases at a slow pace as compared to other conventional multipliers. Urdhva – tiryagbhayam is the general formula applicable to all cases of multiplication and also in the division of a large number by another large number. It means.

Multiplication of two 2 digit numbers:


Ex.1: Find the product 14 X 12.

i) The right hand most digit of the multiplicand, the first number (14) i.e., 4 is multiplied by the right hand most digit of the multiplier, the second number (12) i.e., 2. The product 4 X 2 = 8 forms the right hand most part of the answer.

ii) Now, diagonally multiply the first digit of the multiplicand (14) i.e., 1 and second digit of the multiplier (12) i.e., 1 (answer 1 X 1 = 1); then multiply the second digit of the multiplicand i.e., 4 and first digit of the multiplier i.e., 2 (answer 4 X 2 = 8); add these two i.e., 1 + 8 = 9. It gives the next, i.e., second digit of the answer. Hence second digit of the answer is 9.


iii) Now, multiply the second digit of the multiplicand i.e., 1 and second digit of the multiplier i.e., 1 vertically, i.e., 1 X 1 = 1. It gives the left hand most part of the answer.

Thus the answer is 168. Symbolically we can represent the process as follows :




The symbols are operated from right to left .


Step i) :



Step i i) :



Step iii):



The algorithm can be illustrated using the following visual walkthrough. Figure 2 shows the application of the algorithm for decimal multiplication and Figure 3 for binary multiplication.




Figure2: urdhva tiryakbhayam algorithm for decimal-Multiplication.




Figure 3: urdhva tiryakbhayam algorithm for binary Multiplication.

4.ARCHITECTURE OF REVERSIBLE URDHVA TIRYAKBHAYAM MULTIPLIER:

The digital logic implementation of the 2X2 UrdhvaTiryakbhayam multiplier using the conventional logic gates as shown in figure 4. The expressions for the four output bits are given under. The reversible implementation is shown in figure 5. This design does not consider the fanouts. The circuit requires a total of six reversible logic gates out of which five are Peres gates and remaining one is the Feynman Gate. The quantum cost of the 2X2 UrdhvaTiryakbhayam Multiplier is enumerated to be 21. The number of garbage outputs is 9 and number of constant inputs is 4. The Reversible 4X4 Urdhva Tiryakbhayam-Multiplier design emanates from the 2X2 multiplier. The block diagram of the 4X4 Vedic Multiplier is presented in the figure 6. It consists of four 2X2 multipliers each of which procures four bits as inputs; two bits from the multiplicand and two bits from the multiplier.

The lower two bits of the output of the first 2X2 multiplier are entrapped as the lowest two bits of the final result of multiplication. Two zeros are concatenated with the upper two bits and given as input to the four bit ripple carry adder. The other four input bits for the ripple carry adder are obtained from the second 2X2 multiplier. Likewise the outputs of the third and the terminal 2X2 multipliers are given as inputs to the second four bit ripple carry adder. The outputs of these four bit ripple carry adders are in turn 5 bits each which need to be summed up.

This is done by a five bit ripple carry adder which generates a six bit output. These six bits form the upper bits of the final result. The ripple carry adder is consummated (realized) using the HNG Gate. The number of bits that need to be ripple carried verdicts the number of HNG gates to be used. Thus a 4bit ripple carry adder needs 4 HNG gates and the 5 bit adder requires 5 HNG gates. This design also does not take into consideration the fan out gates. For this design the quantum cost is computed to be 162, the total number of gates used will be 37, the number of garbage outputs will be 62 and the number of constant inputs will be 29.

The Algorithm: Multiplication of 101 by 110.

1. We will take the right-hand digits and multiply them together. This will give us LSB digit of the answer.
2. Multiply LSB digit of the top number by the second bit of the bottom number and the LSB of the bottom number by the second bit of the top number. Once we have those values, add them together.
3. Multiply the LSB digit of bottom number with the MSB digit of the top one, LSB digit of top number with the MSB digit of bottom and then multiply these second bit of both, and then add them all together.
4. This step is similar to the second step, just move one place to the left. We will multiply the second digit of one number by the MSB of the other number.
5. Finally, simply multiply the LSB of both numbers together to get the final product.




FIGURE 4: CONVENTIONAL LOGIC IMPLEMENTATION OF 2x2 bit MULTIPLIER

$$q_0 = a_0 \cdot b_0$$

$$q_1 = (a_1 \cdot b_0) \text{ xor } (a_0 \cdot b_1)$$

$$q_2 = (a_0 \cdot a_1 \cdot b_0 \cdot b_1) \text{ xor } (a_1 \cdot b_1)$$

$$q_3 = a_0 \cdot a_1 \cdot b_0 \cdot b_1$$






FIGURE 5: REVERSIBLE IMPLEMENTATION OF 2x2 bit MULTIPLIER



5-BIT RIPPLE CARRY ADDER



4 BIT RIPPLE CARRY ADDER




FIGURE 7: BLOCK DIAGRAM OF 4x4 UT MULTIPLIER.



5. Concluding Remarks:

In this paper, a quantitative method to evaluate kinematic properties of robotic telesurgical manipulators using open surgical suturing and knot tying motion data recorded from experiments with expert surgeons is presented. Since open surgical motion data is used to evaluate the effectiveness of the system to perform suturing and knot tying tasks in a minimally invasive setting, it might be desirable to segment the critical and non-critical parts of the recorded open surgical motion, especially to remove the segments corresponding to the parts of the motion when the instrument is not being actively used. This way, it is possible to avoid over-conservative results. It is also important to note that this method cannot evaluate if the system will have the complete dexterity necessary, since it looks at the problem from a purely kinematic point of view, and dexterity includes the dynamical properties of the manipulator as well as kinematics. This method not only provides the means to evaluate a kinematic design, but also helps to determine the requirements on various design parameters, such as joint ranges. In the analysis, it is also possible to move the robot with respect to the suturing site, to evaluate the suturing abilities of the system at different locations and orientations in the workspace, and this can be used to find the optimal entry port location and robot configuration for optimal performance in suturing.

6. Experimental Results:

The design of the reversible 2x2 and 4x4 multipliers is logically verified using XILINX 9.2i and MODELSIM. The simulation results are as shown in figures 10 and 11 respectively. The following are the important design constraints for any reversible logic circuits.

1. Reversible logic circuits should have minimum quantum cost.
2. The design can be optimized so as to produce a minimum number of garbage outputs.
3. The reversible logic circuits must use a minimum number of constant inputs.
4. The reversible logic circuits must use a minimum number of reversible gates.



7. ACKNOWLEDGMENTS:

I am sk.kaiser and would like to thank the publishers, researchers for making their resources material available. I am greatly thankful to Assistant Prof. Mr.V.Srinivasa Rao for their guidance. We also thank the college authorities, PG coordinator and Principal for providing the required infrastructure and support. Finally, we would like to extend a heartfelt gratitude to friends and family members.

8. REFERENCES:

[1] Swami Bharati Krsna Tirtha, Vedic Mathematics. Delhi: Motilal Banarsidass publishers 1965

[2] Vedic Mathematics: <http://www.hinduism.co.za/vedic.html>.

[3] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp.183-191, 1961.

[4] C.H. Bennett, "Logical reversibility of Computation", IBM J. Research and Development, pp.525-532, November 1973.

- [5] R. Feynman, "Quantum Mechanical Computers," Optics News, Vol.11, pp. 11–20, 1985.
- [6] A. Peres, Reversible logic and quantum computers, Phys. Rev. A32 (1985) 3266–3276.
- [7] E. Fredkin and T. Toffoli, "Conservative Logic", Int'l J. Theoretical Physics Vol 21, pp.219-253, 1982.
- [8] G Ganesh Kumar and V Charishma, Design of high speed vedic multiplier using vedic mathematics techniques, Int'l J. of Scientific and Research Publications, Vol. 2 Issue 3 March 2012
- [9] Rakshith Saligram and Rakshith T.R. "Design of Reversible Multipliers for linear filtering Applications in DSP" VLSICS, Vol3. No (6), Dec-12
- [10] Rakshith Saligram and Rakshith T.R. "Novel Code Converter Employing Reversible Logic", International Journal of Computer Applications (IJCA), August 2012.
- [11] H R Bhagyalakshmi and M K Venkatesha, "Optimized multiplier using Reversible Multi-Control Input Toffoli Gates", VLSICS, Vol3. No (6), Dec.- 12
- [12] Rakshith T R and Rakshith Saligram, Design of High Speed Low Power Multiplier using Reversible logic: a Vedic Mathematical Approach, Intl. Conf. on Circuit, Power and Computational Technologies.
- [13] H. R. Bhagyalakshmi, M. K. Venkatesha, "An Improved Design of a Multiplier using Reversible Logic Gates," IJEST, Vol. 2, No. 8, 2010.
- [14] Fateme Naderpour, Abbas Vafaei "Reversible Multipliers: Decreasing the Depth of the Circuit" ICECE 2008, 20-22 December 2008.
- [15] Maryam Ehsanpour, Payman Moallem, Abbas Vafaei, "Design of a Novel Reversible multiplier Circuit Using Modified Full Adder", 2010 International Conference On Computer Design And Applications, 1389, (ICDDA 2010)
- [16] M. Haghparast, S. Jafarali Jassbi, K. Navi and O. Hashemipour, "Design of a Novel Reversible Multiplier Circuit Using HNG Gate in Nanotechnology", World Applied Science J. Vol. 3 No. 6, 2008.
- [17] M.S. Islam et al., "Low cost quantum realization of reversible multiplier circuit", Information technology journal, Vol.8, 2009
- [18] M. Shams, M. Haghparast and K. Navi, "Novel Reversible Multiplier Circuit in nanotechnology", World Applied Science Journal Vol. 3, No. 5, pp. 806-810, 2008.
- [19] Nidhi Syal, Dr. H.P. Sinha, "Design of fault tolerant reversible multiplier", International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-1, Issue-6, January 2012.
- [20] H. Thapliyal and M.B. Srinivas, "Novel Reversible Multiplier Architecture Using Reversible TSG Gate", Proc. IEEE International Conference on

Authors Details:

Ms.Sk.kaiser. M.Tech student, in M.Tech Student, Dept of ECE in KITS for women's, kodad, T.S, India

Mr.V.Srinivasa Rao working as an Associate at ECE in KITS for women's, kodad, T.S, India JNTUH Hyderabad. he has 13 years of UG/PG Teaching Experience