

Power optimization of spread spectrum clock generator using glitch free nand based DCDL

Rayapudi Mary Helen

Electronic Communication
Engineering,
Universal College of Engineering
and Technology.

Poornaiah Billa

Electronic Communication
Engineering,
Universal College of Engineering
and Technology.

Anandbabu.Gopathoti

Electronic Communication
Engineering,
Universal College of Engineering
and Technology.

Abstract:

This paper presents power optimisation of SSCG using glitchfree nand based DCDL. The recently proposed NAND-based digitally controlled delay-lines (DCDL) present a glitching problem which may limit their employ in many applications. In this proposed system we presents a glitch-free NAND-based DCDL which overcame this limitation by opening the employ of NAND-based DCDLs in a wide range of applications. The proposed NAND based DCDL is designed by using two delay controls. Proposed DCDLs have been designed in a 90-nm CMOS technology and compared, in this technology, to the state-of-the-art.

Simulation results show that novel circuits result in the lowest resolution, with a little worsening of the minimum delay with respect to the previously proposed DCDL with the lowest delay. Simulations also confirm the correctness of developed glitching model and sizing strategy. As example application, proposed DCDL is used to realize an All-digital spread-spectrum clock generator (SSCG). The employ of proposed DCDL in this circuit allows to reduce the peak-to-peak absolute output jitter of more than the 40% with respect to a SSCG using three-state inverter based DCDLs.

INTRODUCTION:

In electronics a dealy-locked loop(DLL) is a digital circuit similarto a phase-lockedloop(PLL)but internal voltage controlled oscilator is not present in the DL-Las like PLL.the DLL is also used for clock-recovery.a DLL can be seen as anegative-dealy gate placed in the clock path of a digital circuit.The DLL transmission does not have low clock skew between output clock signals propagation dealy and advanced clock domain control.A DCDL are designed glitch free and it is implemented in the application for the better performance.

A necessary condition to avoid glitching is designing a DCDL which have no-glitch in presence of a dealy control code switching this is a major issue at the DCDL-design level.The project carrier out with the glitch free NAND based dealy elements which have good resolutionso that the better performance can be obtainedin the digital application.The application used in this project was dealy locked loop(DLL).This paper contributed to the glitch free DCDL with the driving circuits for the dealy control bits of the glitch free DCDL implemented in the dealy locked loop.

The dll has dealy line phasecomparator and shift register as the components.The digram ofthe register-conrolled DLL(RDLL).The feedback clock signal is the delayed version of the input clock signal and the shift register controls the amount of the dealy time.The pc compares the phases of the input clock signal and output clock signal.The output of the PC is used to control the shift register.The input clock signal is a common input for every dealy stage.At any time only onebit of the shift register is active to select a point of entry of the dealy line for the input clock signal.the no.of the dealy stages which the input clock signal goes throughdeterminestotal amount of dealy.The loop is locked and will not alter until the phase error excedds the unit dealy again.The RDLL is determined and the unit delay of the dealy line and the total dealy time of the dealy line.





fig:1Dllwith glitching DCDL

The phase detector or phase comparator is a logic gate that generates a voltage signal which represents the difference in phase between two signals inputs. It is an essential element of a phase-locked loop. Detecting phase difference is very important in many applications such as Radar and telecommunication systems, servo mechanisms and demodulators.

DLL with glitch free NAND-based DCDL:



The minimum delay t_{min} of proposed inverting solution is higher than the t_{min} of the NAND-based DCDL. In this circuit, it is interesting to observe that the first DE is never in a past-turn state; it is always 1. This observation allows us to construct a non-inverting DCDL by modifying only the first DE. In this circuit, the NAND gates 1 and 2 of the first DE have been detected together. The signal α_1 of the second DE is now equal to the whole behavior of the DCDL, which is non-inverting. This topology maintains the same $t_r(2.t_{nand})$ of the previous solution while it can be easily verified that the minimum delay t_{min} is $nand_2$. The TNAND non-inverting DCDL maintains the same performance of the NAND-based DCDL. The simulation confirms that no glitching is obtained at the output, and this results in a correct DCO operation. In fact, the simulation shows that the DCO output switches correctly from 500 to 333 MHz and back to 500 MHz without any glitches or any problem. In the glitching DCDL circuit, only one control bit is used. When there is a sudden switching, it takes place in the control bit, causing glitches.





Fig3:Block diagram of the conventional DCDL with one control bit

This conventional DCDL was designed with a NAND cell AS lattice structure in Figure 2. The cell, denoted by 'A', is the fast input of the NAND gate. The gates denoted by 'D' are dummy cells for load balancing. These delay elements are controlled by one-bit control code 'c' to propagate the delay. When the delay control code 'c' is increased by 1, multiple propagation paths within the DCDL structure generate more glitching in the delay line. The control bit $SI=0$ (pass state) $SI=1$ (turn state). In DCDL application to avoid DCDL output glitching, the switching of delay control bits is synchronized with the switching of the input signal. Glitching is avoided if the control bit arrival time is lower than the arrival time of the input signal.

GLITCH FREE NAND BASED DCDL WITH TWO-CONTROL BITS:




The structure proposed in this control bits to control the delay elements in that 'A' denotes the fast input of the NAND gate 'D' denotes the dummy cell for load balancing. Two control bits T_i and S_i are used to synchronize the arrival of the input and the arrival of the control bits. It has 3 possible states. The DES_i with $Si=0, Ti=1$ is in a pass-state. In this state, the NAND 3 output is equal to 1, and NAND 4 allows the signal propagation in the lower NAND gates chain. The DE with $l=c$ is in a turn state ($Si=Ti=0$). In this state, the upper input of the DE is passed to the output of NAND 3. The next DE ($i=c$) is in a past-turn state. In this DE, the output of NAND 4 is stuck at 1 by allowing the propagation in this previous DE of the output of NAND 3 through NAND 4. All remaining DES are again in a turn state.

	IMPLEMENTATION OF CONVENTIONAL DCDL IN ABDL	IMPLEMENTATION OF PROPOSED DCDL IN ABDL
POWER(mV)	315	290
AREA(Gate count)	1418	1134
DELAY(ns)	7.107	6.657

The corresponding S_i and T_i values are summarized in the table. The simulation results show that the proposed NAND-based DCDL confirms the glitch-free propagation in delay elements.

PROPOSED DCDL:

The proposed DCDL uses dual edge triggered sense amplifier Flip-flop as a driving circuit. This is shown in figure by using this proposed driving circuit. The power and delay time of existing Glitch free NAND-based DCDL is reduced. The sense amplifier based dual triggered flip-flop in fig consists of three stages. Those are pulse generating sensing and latching stages. 1st stage is used to generate the pulses, 2nd stage is used to sense the pulses and 3rd stage is used to produce the output during the rising and falling edges.




EXISTING NAND BASED DCDL:

The existing NAND based DCDL. It consists of a NAND based lattice delay units which is cascaded for large delay lines in application.



SIMULATION RESULT:

1. . SSCG DCDL GLITCH FREE




2. SSCG DCDL GLITCH FREE 1


3. SSCG DCDL WITH GLITCH



4. SYNCHRONISED WITH INPUT CLOCK



5. UNSYNCHRONISED



CONCLUSION:

In the projects the occurrence of glitches and its effect on delay line has been developed. The glitch-free NAND based DCDL is implemented in the DLL.

Also suitable timing constraints for the control bits in the DCDL are analyzed. Area power and delay analysis for the both conventional and proposed DCDL is also compared. This result shows that the delay is minimal in the glitch-free NAND based DCDL.

Further modification can be done by adding the finite delay unit (FDL) with the lattice delay unit for better resolution and also suitable driving circuits can also be designed.

REFERENCES:

1. Chung and C.Y. Lee. An all-digital phase-locked loop for high-speed clock generation. *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 347-351, Feb. 2003.
2. J. A. Tierno, A. V. Rylkov, and D. J. Friedman. A wide power supply range, wide tuning range all-static CMOS all-digital PLL in 65nm SOI. *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 42-51, Jan. 2008.
3. R. J. Yang and S. I. Liu. A 40-550 MHz harmonic-free all-digital delay-locked loop using a variable SAR. *IEEE J. Solid-State Circuits*.
4. L. Wang, L. Liu, and H. Ten. An implementation of fast-clocking and wide-range 11-bit reversible SAR-DLL. *IEEE Trans. Circuits*.