

A Monthly Peer Reviewed Open Access International e-Journal

ASIC Design of Reversible Full Adder/Subtractor Circuits



Srinivas Boosaraju PG Scholar, Department of VLSI System Design, Department of Electronics & Communication Engineering, IARE, Hyderabad..



V. Swathi, M. Tech Assistant Professor Department of VLSI System Design, Department of Electronics & Communication Engineering, IARE, Hyderabad..

ABSTRACT:

Reversible logic has become one of the most promising research areas in the past few decades and has found its applications in several technologies; such as low power CMOS, nano-computing and optical computing. Reversible logic gates are widely known to be compatible with future computing technologies which virtually dissipate zero heat. Adders are fundamental building blocks in many computational units. For this reason, simulation of several adder circuits using the reversible gates.

This paper implements a design of Adder/ Subtractor using reversible logic gates. The first design is the implementation of two's complement Adder /Subtractor suitable for signed/unsigned numbers. The Full Adder / Subtractor is then applied to design a reversible 4-bit ripple Adder/Subtractor. /t has been shown in Cadence's tools that the reversible circuits outperform the irreversible circuits in terms of delay and power dissipation.

Keywords:

Reversible logic, Garbage output, Semi custom ASIC.

1. INTRODUCTION:

The advancement in higher-level integration and fabrication process has emerged in better logic circuits and energy loss has also been dramatically reduced over the last decades. This trend of reduction of heat in computation also has its physical limit according to Landauer, who proved that in logic computation every bit of information loss generates kTln2 joules [2] of heat energy, where k is Boltzmann's constant of 1.38×10^{-23} J/K, and T is the absolute temperature of the environment. At room temperature, the dissipating heat is around 2.9 x 10-21 1. Energy loss by Landauer limit is important because it is likely that the growth of heat generation due to information loss will be noticeable in future.

Bennett showed that zero energy dissipation would be possible if the network consists of reversible gates only. Reversible logic has also found its applications in several disciplines such as quantum computing, nanotechnology, DNA technology and optical computing.

In modern VLSI systems power dissipation is very high due to rapid switching of internal signals. In fact zero power dissipation in logic circuits is possible only if a circuit is composed of reversible logic gates [3].

The paper is organized as follows. Section 2 presents an overview of reversible logic. In Section 3, we present the related work. Section 4 describes the CMOS implementation of the reversible and normal circuits. Section 5 presents the comparison of delay and power dissipation of the two logic circuits. Section 6 discusses the future improvements and section 7 concludes the paper.

2. REVERSIBLE LOGIC :

A gate is considered to be reversible only if for each distinct input there is a distinct output assignment. Thus inputs to reversible gates can be uniquely determined from its outputs.



A Monthly Peer Reviewed Open Access International e-Journal

A reversible logic gate must have the same number of inputs and outputs [3]. In an n-output reversible gate the output vectors are permutation of the numbers o to 2n-1. A reversible gate is balanced, i.e. the outputs are is for exactly half of the inputs. A circuit without constants on its inputs and composed of reversible gates realizes only balanced functions.

It can realize non-balanced functions only with garbage outputs. Some of the major problems with reversible logic synthesis are fan outs cannot be used, and also feedback from gate outputs to inputs is not permitted. [3] Features for any gate to become reversible gate as follows: [1]

Number of input and output lines must be the same.
Feedback (loop) is not allowed in reversible logic.

• Fan-out is not allowed in reversible logic; Fan-out is a term that defines the maximum number of digital inputs that the output of a single logic gate can feed.

• One of the major constraints in reversible logic is to minimize the number of reversible gates used.

• Minimizing the garbage outputs produced; Garbage output refers to the output that is not used for further computations.

• Garbage is the number of outputs added to make an n-input koutput Boolean function «n,k)function) reversible Using minimum number of input constants.

The examples 2.1, 2.2, 2.3, 2.4, 2.5, 2.6, 2.7 and 2.8 of Reversible gates are as follows:

2.1 HNFG gate:



2.2 NFT gate:



2.3 Toffoli gate:



2.4 Fredkin gate:



2.5 New gate:

A B C NG	P = A $Q = AB \oplus C$ $R = A'C' \oplus B'$
-------------------	--

2.6 Peres gate:



2.7 Feynmann gate:

$$\begin{array}{c} A \\ B \end{array} \begin{array}{c} FG \\ FG \end{array} \begin{array}{c} P = A \\ Q = A \oplus B \end{array}$$

2.8 TSG gate:





A Monthly Peer Reviewed Open Access International e-Journal

3. RELATED WORK:

The basic building blocks of the adder circuits that are designed are initially coded and simulated to verify its functionality. The ripple carry adder is designed, simulated and synthesized. The circuit delay, number of gates, garbage output and power dissipation is found out. The comparison of ripple carry adder designed using basic gates and the ripple carry adder designed using reversible gates, with respect to power dissipation and delay is done.

4. DESIGN AND ANALYSIS REVERSIBLE AND NORMAL ADDERISUBTRACTOR:

The first design of reversible full adder/Subtractor implements the addition and subtraction of signed/ unsigned numbers. This Adder/Subtractor circuit [I] using combinational gates is shown in Figure 4.1.



Figure 4.1 4-bit Ripple Adder/Subtractor with combinational gates

The design of reversible adder/Subtractor [1] is as shown in figure 4.2 (circuit 4.1).



Figure 4.2 Reversible 4-bit Ripple Adder/Subtractor with ADD/SUB gate (circuit 4.2).

5. SEMI CUSTOM ASIC DESIGN:

Semicustom design includes giving design specifications to schematic using Cadence's Virtuoso tool and verifying the functionality in SPECTRE. The obtained transient characteristics for the schematics and the circuit delays. The layouts for these circuits are designed using tool Assura and checked for DRC, ERC and LVS match. The post layout synthesis is obtained for both the circuits and calculated power dissipation values for both the circuits.

6. RESULTS:6.1 Schematic for adder/Subtractor:



6.2 Schematic for HNG gate:



6.3 Visualization & Analysis:

Applications Actions 10-18			🥥 Fe Aug 12, 12-48 AM
	Tirtune (Crimulation & Analysis	6	
a fig has halo for her has Have offerences the Harts I	Social Reb		cade
C 🖌 🖓 🔁 🗶 jayoo 🗤 🗖 tatanana kawat	Distant Carls	5 G	
2 4 H T + 10 1 + 10 9 9 9 0 0			
Denore and we all us is up of			
ne (h)			
■ 642 ●			
1 M			
N2			
• 415 •			
3			
- 94 • 1			
Net +			

Volume No: 1(2014), Issue No: 12 (December) www.ijmetmr.com December 2014 Page 85



A Monthly Peer Reviewed Open Access International e-Journal

6.4 Layout of FG gate:



6.5 Layout of HNG gate:



6.6 Extract layout of FG gate:



6.7 Extract layout of HNG gate:

🛎 Assicutors: Actions 😵 🎕													n 5rp 1,1	210 AM
			v	nerest t	eurose Su	No. 8 Alting Chill Factor	A NAVE INC CO	n provi pres	- 14					DE
Proce for For Inc. News	rails cap		beer in		- 1.94g	13 10.00 (19)								11040
0 4 9 1 1 0	52 M (10	2. 4	+ 19	A.13	a n manager	14-14	D.G.						
R. 4 8 R. O. M.	10.0	- 100	incts 5	101.1	10.04	DUB	00 at 5 1000 at 8		N ONE					
1441 I.d.s														
AV NV AS NO														
anto dianing 📴 🔹														
At Valid Layers 🚺 👸														
Dad Layer Drip							ALC: MARCHIE	20.01						
Search 📴 🕈						Anna Lake	10 1000	- division						
the starty of a little														
14. David # # #						And Inc.	and the second	Columbus -						
est. daning at at 1						and the state of the	THE REAL PROPERTY AND	(d) (d) = =						
net, double of of the														
est, dentry of of														
to basing of a														
es many a a								-	- Mar					
cal starts a star						10100	a testes	110		2.0				
out sound M M PT														
Name of Arr														
the second						and the second second	and a state	- 19	100					
-DOMEN						a state for	a status							
-1.00 # #														
And a state of the second														
CANA DESCRIPTION OF THE OWNER OWNE														
100 -							(and a second se							10
B and in sheet - Justicipe	10vm	nat 6.1.5	Log Just	() ib	ars Mana	pe Walden All View	off Layest Sale I, E.	· Miresot	Lana Sa	11.5.0	4			

6.8 Layout of Reversible adder / Subtractor:

Andrations Actions (2) (8)	Was Sep 1, 1254 AM (2)
Vinternerit Layout Salte L Editing: (50), SectuRe tame till	Scholaus, 10.02, nov. ande such lagrant
Land St St yer Seat with Capacity Stor Son Store Only a USS Sta	câdence
10 Q 1 9 0 4 0 Q X 2 0 8 0 + Q + B 1 + Marce (see	0 © Q
R W W R OT State - Robert Section Sector Sector States and	1.008 4V-7158 0401252 CH
Jam 14x	
Bertennen Britten and Berten and Be	
TATALAN DO LA	2 - 27 - 27 - 2
Charlages Cop	No for Children for
A loss of the second se	The second s
the data of all the state have been been been been been been been be	tern fans hers fens
and the set of the set	en en far far far in i far far far far in i i
and the second sec	A CONTRACTOR OF A DESCRIPTION OF A DESCRIPANTE A DESCRIPANTE A DESCRIPANTE A DESCRIPTION OF A DESCRIPTION OF
CARD OF A DESCRIPTION O	
- Contract	5
The second secon	11 1-11 1-11 1-11 1-11 1-11 1-11 1-11
The Real Property of the real	
Clark D Etheral ELL Lap AutOr	Ling COLD
104 - De Jim Dave Ro	cädence (ne
- 1.000 completed Box Say 1 10 To 11 1014	
And service damage of our volutions for oil, "Alaryse, DM, no, add, ad input" server	
I MARKED IN COLUMN TO A COLUMNTA COLUMN TO A COLUMNTA COLUMNT	in a second seco
1021 -	- D (04)
in in concernance or mode . If the second state of the second residence of the second residence of the second residence of the second s	en Jose (Col 21 Auroral (fore Jose) Etal

7. SCOPE FOR FUTURE WORK:

The Reversible adder circuits design which has combined advantages of less chip area, improved power dissipation and timing delay can be used as the building blocks in the design of reversible multipliers, arithmetic logic unit (ALU), successive approximation registers etc...

The number of garbage outputs, delay, power dissipation of the reversible adder circuits can be reduced further by improvising the design.

8. CONCLUSION:

In this paper the implementation of two types of adder circuits is presented .The simulated and synthesized results shows that reversible logic design is useful for low power digital circuits We have been successful in verifying the advantages of reversible gates over basic gates circuits.

The obtained results of our paper are as follows:

• Reversible full adder circuit has been synthesized in Cadence's RTL complier.



A Monthly Peer Reviewed Open Access International e-Journal

• Semi-custom ASIC design of reversible full adder/ Subtractor circuit has been implemented.

• The power dissipation and worst case delay for 4-bit reversible full adder/ Subtractor are 6618.66nW and 401.6 ns.

9. REFERENCES:

[1] Reversible Full Adder / Subtractor, Maii T. Emam, Layle A. A.Elsayed, Computer System Engineering Department, Faculty of Engineering, Alexandria University Alexandria, Egypt. 2010 Xlth International Workshop on Symbolic and Nurnerical Methods, Modeling and Applications to Circuit Design (SM2ACD).

[2] A Novel Approach to Design BCD Adder and Carry Skip BCD Adder. Ashis Kumer Biswas, Md. Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury and Hafiz Md. Hasan Babu.,21 stInternational Conference on VLSI 2000. [3] Adder Designs using Reversible Logic Gates P.K.LALA*, J.P.PARKERSON**, P.CHAKRABORTY*** Electrical Engineering Department, Texas A&M University-Texarkana, Texas 75503, USA ** Computer Science and Computer Engineering Department, University of Arkansas, Fayetteville, Arkansas, 72701, USA WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS, Issue 6, Volume 9, June 2010.

[4] Realization of BCD adder using Reversible Logic X. Susan Christina, M.Sangeetha Justine, K.Rekha, U.Subha and R.Sumathi, International Journal of Computer Theory and Engineering, Vol. 2, No. 3, June, 2010

[5] Majid Haghparast and Keivan Navi, "A novel Reversible BCD Adder For Nanotechnology Based 737 Systems", Islamic Research Branch,1990.(Journal paper) Azad University, Science Tehran, Iran 28-336.

[6] R.Feynman, "Quantum Mechanical computers", Optical news 1985,pp.II-20. And July.

[7]EFredkin, Ttoffoli, "conservative1ogic", International journal of the or. physics, 21.1982, pp219-253.