# Radix-4 and Radix-8 32 Bit Booth Encoded Multi-Modulus Multipliers 

K.Sai Ram Charan<br>M.Tech Student, Department of ECE,VNR, Vignana Jyothi Institute of Engineering and Technology (Autonomous), Hyderabad, India.

K.Kalyan Srinivas Associate Professor, Department of ECE,VNR, Vignana Jyothi Institute of Engineering and Technology (Autonomous), Hyderabad, India.


#### Abstract

: ANovel multi-modulus designs are capable of performing the desired modulo operation for more than one modulus in Residue Number System (RNS) and are explored in this paper to lower the hardware overhead of residue multiplication. Two multimodulus multipliers that reuses the hardware resources among the modulo and modulo multipliers by virtue of their analogous number theoretic properties are proposed. In the proposed radix- Booth encoded multimodulus multiplier, the modulo-reduced products for the moduli are computed successively. on the basis of the radixBooth encoded modulo and modulo multiplier architectures the new Booth encoded modulo multipliers are proposed to maximally share the hardware resources in the multi-modulus architectures. Our experimental results based on RNS multiplication has shown that the proposed radix and radix- Booth encoded multi-modulus multipliers has save nearly $60 \%$ of area over the corresponding singlemodulus multipliers. The proposed radix Booth encoded multi-modulus multipliers increase the delay of the corresponding single-modulus multipliers by $18 \%$ and $13 \%$, respectively in the worst case. Compared to the single-modulus multipliers, the proposed multi-modulus multipliers incur a minor power dissipation penalty of $5 \%$.


## Index Terms:

Booth Algorithm, Multi-Modulus Architectures, Multiplier, Residue Number System(RNS).

## Introduction:

Residue number system (RNS) has been shown tobe an advantageous alternative to traditional Two's Complement System (TCS) for accelerating certain computations in high dynamic range (DR) applications such as signal processing, communication, and
cryptographic algorithms [1]-[3]. RNS is defined by a set of N pair-wise co-prime moduli $\{\mathrm{m} 1, \mathrm{~m} 2, \ldots \mathrm{mN}\}$ called the base. For unambiguous representation, the DR of the RNS is given by the product of all moduli comprising the base, i.e., $\prod_{i=1}^{N^{-}} m_{i}$. An integer X within the DR is represented by a unique tuple $\{\mathrm{x} 1, \mathrm{x} 2 \ldots \mathrm{xN}\}$, where is a residue defined by modulo $\mathrm{m}_{\mathrm{i}}$ or $|\mathrm{X}| \mathrm{m}_{\mathrm{i}}$. The operation is implemented as $\left(z_{1}, z_{2}, \cdots, z_{N}\right)=\left(\left|x_{1} \circ y_{1}\right| m_{1},\left|x_{2} \circ y_{2} m_{2}, \cdots,\left|x_{N} \circ y_{N}\right| m_{N}\right)\right.$,
where each residue of is independently computed only from the residues, $\mathrm{X}_{\mathrm{i}}$ and $\mathrm{Y}_{\mathrm{i}}$, of the operands, X and Y , respectively in a modulo channel corresponding to the modulus $\mathrm{m}_{\mathrm{i}}[4]$.

The absence of inter-channel carry propagation and the reduced length of intra-channel carry propagation chains lead to faster implementation in RNS when compared to its TCS counterpart. However, the advantages of RNS may not translate well into area and power constrained platforms due to the significant extra hardware required for the conversion between TCS and RNS as well as the concurrent computations in several modulo channels.A factor that directly influences the hardware complexity of RNS is the choice of the moduli that comprise the RNS base. Compared to the general moduli, special moduli of forms, $2^{\mathrm{n}}+1,2^{\mathrm{n}}, 2^{\mathrm{n}}-1$ that posses good number theoretic properties are preferred. By exploiting these properties, full-adder based binary-to-residue and residue-to-binary converters for special moduli sets have been developed [5]-[8]. Hardware efficient modulo $2^{n}-1$ and modulo $2^{n}+1$ arithmetic circuits such as adders and multipliers have also been designed with these properties as the basis [9]-[23].To lower the RNS area and power dissipation, system level design methodologies like multi-function and multi-modulus designs have also been suggested [24], [25]. Architectures that perform the same modulo operation
for more than one modulus are called multi-modulus architectures (MMAs) [24]. MMA is classified into two types: fixed multi-modulus architecture (FMA) and variable multi-modulus architecture (VMA). The modulo operations corresponding to the different moduli are performed concurrently in a FMA butserially in aVMA. In contrast to the single-modulus architecture (SMA), MMA exploits hardware reuse amongst the modulo channels of RNS. Hence, both FMA and VMA result in considerable savings in area as well as power dissipation. MMA is widely used in reconfigurable and fault-tolerant RNSs where the moduli of the base are selectively used. In reconfigurable RNS, the DR of RNS is varied by selecting a subset of moduli from the base to fulfill the DR requirement of the application. The channels corresponding to the unselected moduli are turned off there by reducing the system power dissipation [26], [27]. Infault-tolerant RNS, additional moduli are included in the base such that the DR of RNS far exceeds the DR requirement of the application.

These redundant moduli are used to detect and isolate faults in computations. Once the faulty residue digit is located, the corresponding modulus of the base is discarded[28], [29]. Another specific application of VMA is high DR RNSs based on imbalanced wordlength moduli sets [5], [8]. In such RNSs, a VMA can be employed for the non-critical moduli to substantially lower the hardware requirement without compromising the system delay.Consequently, MMAs for the three special moduli, $2^{\mathrm{n}}+1,2^{\mathrm{n}}$ and $2^{\mathrm{n}}$ - 1 have been explored in recent times. In [30], a variable multimodulus two-operand parallel-prefix adder that computes the sum modulo $2^{\mathrm{n}}-1$, modulo $2^{\mathrm{n}}$. modulo $2^{\mathrm{n}}$ +1 in only $\left[\log _{2} n\right]$ prefix levels was proposed. By extending the number of operands, a variable multimodulus multi-operand adder for moduli $2^{n}-1$ and moduli $2^{\mathrm{n}}+1$ and based on regularly structured carry save adder (CSA) tree was described in [31].

By making use of the variable multi-modulus multioperand adder, a variable multi-modulus multiplier for the three special moduli was suggested in [32]. Recently, a dual-modulus multiplier based onradix-4 Booth encoding for the moduli $2^{\mathrm{n}}-1$ and $2^{\mathrm{n}}+1$ was proposed [33]. For the moduli, $2^{\mathrm{n}}+1,2^{\mathrm{n}}$ and $2^{\mathrm{n}}-1$ nonencoded coded fixed and variable multi-modulus squares were proposed in [34].

In [35], the VMA for squarer was further improved by employing the radix-4 Booth encoding algorithm. In this paper, Booth encoding technique is applied to multi modulus multiplication. Two new multi-modulus multipliers for the moduli, $2^{\mathrm{n}}+1,2^{\mathrm{n}}$ and $2^{\mathrm{n}}-1$ are proposed. The former uses the radix-2 ${ }^{2}$ Booth encoding scheme while the latter uses the radix- Booth encoding scheme. In the radix- $2^{3}$ Booth encoded multi-modulus multiplier, the FMA approach is applicable only to the partial product generation stage and not applicable to the bias generation and partial product addition stages. While in the radix $-2^{2}$ Booth encoded multi-modulus multiplier, the FMA approach is relevant only to the encoding of the multiplier bits. Owing to the restricted applicability of the FMA in encoded multipliers, only VMA is considered in this paper.For the proposed radix- $2^{2}$ Booth encoded multimodulus multiplier, the modulo multiplier of [13] is used as the baseline architecture. The preliminary modulo multiplier architecture we proposed in [20] is shown to be advantageous for sharing resources with [13].

Furthermore, a new radix- $2^{2}$ Booth encoded modulo multiplier that maximally reuses the hard ware blocks of [13] and [20] is proposed. The equivalences in the radix- $2{ }^{3}$ Booth encoded modulo $2^{\text {n }}+1$ and modulo $2^{\text {n }}$ 1multiplier architectures initially presented in [23] areexploited to design the proposed radix- $2^{3}$ Booth encoded multi-modulus multiplier. The structure of the modulo hard multiple generator (HMG) is modified to employ dual prefix operators for handling the complemented and non-com-plemented modifiedgenerate and modified-propagate signalpair. A new radix-2 ${ }^{3}$ Booth encoded modulo multiplier that is analogous to [23] is also introduced. In both the proposed Radix- $2{ }^{\mathrm{n}}$ and radix- $2^{2}$ Booth encoded multi-modulus multipliers, an efficient technique to include the bias associated with modulo $2{ }^{n}$ negation is also proposed.

The suggested modulo $2^{\mathrm{n}}$ bias generation involves only hardwiring of the Booth encoder outputs and does not incur any additional hardware overhead.This paper is organized as follows. The properties of modulo2 ${ }^{\mathrm{n}}-1$, modulo $2{ }^{\mathrm{n}}$ and modulo $2^{\mathrm{n}}-1$ arithmetic are discussedin Section II. In Sections III and IV, the proposed radixand radix- Booth encoded multi-modulus multipliers aredescribed with emphasis on multi-modulus partial
product,hard multiple and bias generations as well as multi-moduluspartial product accumulation. In Section V, the performancesof the proposed multi-modulus multipliers are evaluated andcompared againstbased RNS multipliersthat employ the same encoding scheme. Conclusions are drawnin Section VI.

## II. Preliminaries

In this section, the fundamental properties of modul $2^{n}$ -1 , modulo $2^{\mathrm{n}}$ and modulo $2^{\mathrm{n}}+1$ arithmetic that will be employed in the design of radix $2^{2}$ and radix- $2^{3}$ Booth encoded multi modulus multipliers are reviewed [4], [11], [15], [18], [19], [23].All equations are assumed to be modulo-reduced by,m $\mathrm{E}\left\{2^{\mathrm{n}}+1,2^{\mathrm{n}}, 2^{\mathrm{n}_{-}}\right.$ 1 \}unless otherwise specified.
let $X=\sum_{i=0}^{n-1} 2^{i} x_{i}, Y=\sum_{i=0}^{n-1} 2^{i} y_{i}$ and $Z=\sum_{i=0}^{n-1} 2^{i} z_{i}$
be the -bit multiplicand, multiplier and product, respectively of each modulo multiplier of the RNS. Specifically, the residues $\mathrm{X}, \mathrm{Y}$ and Z are in binary representation with dual zeros,i.e.,0..0, and $1 . .1$ and for the modulo $2^{\mathrm{n}} \quad-1$ channel and in diminished- 1 representation for the modulo2 ${ }^{\mathrm{n}} \quad+1$ channel. Conversions to and from these representations will be handled by the RNS forward and reverse converters, respectively.

Therefore, for the modulo2 ${ }^{n}-1$ and modulo $2^{n}$ multiplications, the binary product $\mathrm{Z}=\mathrm{X}$. Y is to be computed from the binary represented inputs, X and Y , whereas for the modulo $2^{\mathrm{n}}+1$ multiplication, the diminished- 1 product Z is to be computed directly from the diminished-1inputs X and Y . Hence, $\mathrm{Z}=(\mathrm{X}+1) .(\mathrm{Y}+1)-1=\mathrm{X} . \mathrm{Y}+\mathrm{X}+\mathrm{Y}$ for $\mathrm{m}=2^{\mathrm{m}} .+1$ the multimodulus multiplication can be expressed as follows.

$$
\begin{aligned}
|Z|_{m} & = \begin{cases}|X \cdot Y|_{m} & \text { if } m=2^{n}-1 \text { or } m=2^{n} \\
|X \cdot Y+X+Y|_{m} & \text { if } m=2^{n}+1\end{cases} \\
& = \begin{cases}\left|\sum_{i=0}^{n-1} 2^{i} y_{i} \cdot X\right|_{m} & \text { if } m=2^{n}-1 \text { or } m=2^{n} \\
\left|\sum_{i=0}^{n-1} 2^{i} y_{i} \cdot X+X+Y\right|_{m} & \text { if } m=2^{n}+1\end{cases}
\end{aligned}
$$

In the radix-2 ${ }^{k}$ Booth encoding algorithm, adjacent multiplier bits $y_{k i+k-1} y_{k i+k-2 \cdots} y_{k i+1} y_{k i}$ and an overlap multiplier bit $y_{k i}-1$ are scanned and converted to a signed digit $\mathrm{d}_{\mathrm{i}}, \mathrm{d}_{\mathrm{i}} \mathrm{E}\left[-2^{\mathrm{k}-1}, 2^{\mathrm{k}-1}\right]$.Thus, the multiplier bits are encoded as $[\mathrm{n} / \mathrm{k}]+1$ multiplier digits as follows.

$$
\begin{equation*}
d_{i}=-2^{k-1} y_{k i+k-1}+\sum_{i=n}^{2} 2^{j} y_{k i+j}+y_{k i-1} \tag{2}
\end{equation*}
$$

The translation of $y_{i}$ to $d_{i}$ as well as the generation and the additionof the modulo-reduced partial products can be simplifiedfor efficient hardware implementation by the following numbertheoretic properties of modulo arithmetic.

Property 1: Let $x$ denote the bit complement of .The modulo reduction of the binary weight of $x$ in excess of the modulus is given by

$$
\left\lvert\, 2^{n+i} x_{m}= \begin{cases}2^{\prime} x & \text { if } m=2^{n}-1 \\ 0 & \text { if } m=2^{n} \\ -2 x^{2} x_{2 n}+1=22^{i} \bar{x}-2^{i} & \text { if } m=2^{n}+1\end{cases}\right.
$$

Property 2: Let $X$ denote the one's complement of X.by the definition of additive inverse, the modulo negation of X is given by

$$
|-X|_{m}= \begin{cases}\bar{X} & \text { if } m=2^{n}-1 \\ \bar{X}+1 & \text { if } m=2^{n} \\ \bar{X}+2 & \text { if } m=2^{n}+1\end{cases}
$$

Property 3: Let $\operatorname{LS}(x, j)$ denote the left shift of by bit positions where the resultant j least significant bits (lsbs) are zeros. Furthermore, let the circular-left-shift CLS(X, j)and complementary-circular-left-shift $\operatorname{CCLS}(x, j)$ operations denote the circular left shift of X by j bit positions, where the resultant j lsbs are not inverted and inverted, respectively. As a corollary of Property 1 ,the modulo multiplication of X by a positive power-of-two term $2{ }^{\mathrm{j}}$ is given by

$$
\left.2^{j} X\right|_{m}= \begin{cases}C L S(X, j) & \text { if } m=2^{n}-1  \tag{5}\\ \operatorname{LS}(X, j) & \text { if } m=2^{n} \\ \operatorname{CCLS}(X, j)-2^{j}+1 & \text { if } m=2^{n}+1\end{cases}
$$

Property 4: By Properties 2 and 3, the modulo multiplication of X by $-2{ }^{\mathrm{j}}$ is given by

$$
\left|-2^{j} X\right|_{m}= \begin{cases}C L S(\bar{X}, j) & \text { if } m=2^{n}-1 \\ \operatorname{LS}(\bar{X}, j)+2^{j} & \text { if } m=2^{n} \\ \operatorname{CCLS}(\bar{X}, j)+2^{j}+1 & \text { if } m=2^{n}+1\end{cases}
$$

Property 5: The modulo addition of two operands, X and Y is given by

$$
\begin{aligned}
& |S|_{m} \\
& \quad= \begin{cases}|X+Y|_{2^{n}-1}=\left|X+Y+c_{\text {out }}\right|_{2^{n}} & \text { if } m=2^{n}-1 \\
|X+Y|_{2^{n}} & \text { if } m=2^{n} \\
X+Y+\left.1\right|_{2^{n}+1}=\left|X+Y+\bar{c}_{\text {out }}\right|_{2^{n}} & \text { if } m=2^{n}+1\end{cases}
\end{aligned}
$$

Where $c_{\text {out }}$ is the carry-out bit from the -bit addition of and the binary weight of is modulo-reduced using Property 1. It must be highlighted that in modulo 2 ${ }^{\mathrm{n}}+1$ addition, the diminished -1 result S is the sum of not only the diminished-1addends, X and Y , but also a constant one. Further modulo $2^{n}-1$, modulo $2^{n}$ and modulo $2^{\mathrm{n}}+1$ additions are equivalent to n -bit end-around-carry (EAC), carry-ignore and complementary-end-around-carry (CEAC) additions, respectively.

Property 6: The modulo addition of $k$ operands is given by


## III. Radix- Booth Encoded Multi-Modulus Multiplier:

## A. Multi-Modulus Partial Product Generation:

By substituting $\mathrm{k}=2$ in (2), the radix $-2^{2}$ Booth encoded multiplier is given by

$$
\begin{align*}
\sum_{i=0}^{n-1} 2^{i} y_{i} & =y_{0}-2 y_{1}+\sum_{i=1}^{n / 2-1} 2^{2 i}\left(y_{2 i-1}+y_{2 i}-2 y_{2 i+1}\right)+2^{n} y_{n-1} \\
& =2^{n} y_{n-1}+y_{0}-2 y_{1}+\sum_{i=1}^{n / 2-1} 2^{2 i} d_{i} \tag{9}
\end{align*}
$$


(a)

(b)

Fig. 1. (a) Proposed multi-modulus radix- Booth encoder. (b) Proposed 3:1Multiplexer (MUX3).
where is even. The term $2^{\mathrm{n}} \mathrm{y}_{\mathrm{n}-1}$ can be modulo-reduced using Property 1 as follows.

$$
\left|2^{n} y_{n-1}\right|_{m}= \begin{cases}y_{n-1} & \text { if } m=2^{n}-1 \\ 0 & \text { if } m=2^{n} \\ \bar{y}_{n-1}-1 & \text { if } m=2^{n}+1\end{cases}
$$

Hence, (9) can be simplified to

$$
\begin{aligned}
\sum_{i=0}^{n-1} 2^{i} y_{i} & = \begin{cases}\left(y_{-1}+y_{0}-2 y_{1}\right) \\
+\sum_{i=1}^{n / 2-1} 2^{2 i} d_{i} & \text { if } m=2^{n}-1 \text { or } m=2^{n} \\
-1+\left(y_{-1}+y_{0}-2 y_{1}\right) & \\
+\sum_{i=1}^{n / 2-1} 2^{2 i} d_{i} & \text { if } m=2^{n}+1\end{cases} \\
& = \begin{cases}\sum_{i=0}^{n / 2-1} 2^{2 i} d_{i} & \text { if } m=2^{n}-1 \text { or } m=2^{n} \\
-1+\sum_{i=0}^{n / 2-1} 2^{2 i} d_{i} & \text { if } m=2^{n}+1\end{cases}
\end{aligned}
$$

where

$$
y_{-1}= \begin{cases}y_{n-1} & \text { if } m=2^{n}-1  \tag{12}\\ 0 & \text { if } m=2^{n} \\ \bar{y}_{n-1} & \text { if } m=2^{n}+1\end{cases}
$$

encoded digit The radix- $2^{2}$ Booth encoded digit is formatted using three bits a sign bit $\mathrm{s}_{\mathrm{i}}$ and one-hot encoded magnitude bits, $\mathrm{m} 1_{\mathrm{i}}$ and $\mathrm{m} 2_{\mathrm{i}}$. The proposed multi-modulus radix- $2^{2}$ Booth encoder using n/2 radix $-2^{2}$ Booth Encoder (BE2) slices and one MUX3 block is shown in Fig. 1(a) for $\mathrm{n}=4$. To select the appropriate $y$ - 1 bit corresponding to the modulus $2^{n}+1$, $2^{n}$ or $2^{\mathrm{n}}-1$, a custom 3:1 multiplexer (MUX3) with 2bit select input (ModSel ${ }_{1}$ ModSel ${ }_{0}$ )depicted in Fig. 1 (b) is used. The input corresponding to the modulus 2 ${ }^{n}+1,2^{n}$ or $2^{\mathrm{n}}-1$, is selected (ModSel ${ }_{1}$ ModSel ${ }_{0}$ ) is " 00, ," 01 ," or " 10 ," respectively.From Fig. 1(b), it can be easily shown that $\mathrm{c}_{\mathrm{i}}$ equals and hence, MUX3 can be simplified to an XOR-AND implementation. In what follows, all illustrations of MUX3 block are assumed to include ModSel inputs. Using the radix- $2^{2}$ Booth encoded multiplier form of (11), the multimodulus multiplication of (1) becomes

$$
\left.Z\right|_{m}= \begin{cases}\left|\sum_{i=0}^{n / 2-1} 2^{2 i} d_{i} \cdot X\right|_{m} & \text { if } m=2^{n}-1 \text { or } m=2^{n}  \tag{13}\\ \left|\sum_{i=0}^{n / 2-1} 2^{2 i} d_{i} \cdot X+Y\right|_{m} & \text { if } m=2^{n}+1\end{cases}
$$



Fig. 2. Proposed Multi-Modulus Partial Product Generation For Radix- Booth Encoding.

The radix-2 ${ }^{2}$ Booth encoded multi-modulus multiplication of (13) can then be reformulated as

$$
|Z|_{m}= \begin{cases}\left\lvert\, \begin{array}{ll}
\mid n / 2-1 \\
\left.\sum_{i=0} P P_{i}\right|_{m} & \text { if } m=2^{n}-1 \\
\left|\sum_{i=0}^{n / 2-1} P P_{i}+\sum_{i=0}^{n / 2-1} K_{i}\right|_{m} & \text { if } m=2^{n} \\
\mid n / 2-1 \\
\sum_{i=0}^{n / 2-1} P P_{i}+\sum_{i=0}^{n / 2} K_{i}+\left.Y\right|_{m} & \text { if } m=2^{n}+1
\end{array}\right.\end{cases}
$$

(17)

In the following, the generation of the $\mathrm{n} / 2 \mathrm{PP}_{\mathrm{i}}$ for the three moduli, $2^{\mathrm{n}}+1,2^{\mathrm{n}}$ and $2^{\mathrm{n}}-1$, and is described. The standard circuit implementation of a bit slice of the radix- $2{ }^{2}$ Booth Selector (BS2) generates a single bit of $\mathrm{PP}_{\mathrm{i}}, \mathrm{pp}$ i.e., , by selecting a bit of either the multiplicand or one-bit shifted multiplicand and conditionally inverting it. Hence, MUX3 of Fig. 1(b) can be used at the output of the BS2 blocks in the least significant 2 i bit positions to select from $\mathrm{pp}_{\mathrm{i}, \mathrm{j}} 0$,or $\mathrm{pp}_{\mathrm{i}, \mathrm{j}}$ bar.Thus this input to the BS2 block is also selected using a MUX3. The proposed multi-modulus generation of the $\mathrm{n} / 2 \quad \mathrm{PP}_{\mathrm{is}}$ using BS2 andMUX3blocksisshowninFig.2for $\mathrm{n}=4$. The number of BS2 and MUX3 blocks required in the $\mathrm{PP}_{\mathrm{i}}$ generation is $n^{\wedge} 2 / 2$ and $n^{\wedge} 4 / 2$ respectively.

## B. Multi-Modulus Bias Generation:

Analogous to the generation of $\mathrm{PP}_{\mathrm{i}}$ using BS2 blocks, the bias $\mathrm{K}_{\mathrm{i}}$ can be generated by decoding appropriately. Thistechnique while being straightforward has an obvious limitation. By considering $\mathrm{K}_{\mathrm{i}}$ as an -bit word, the $\mathrm{n} / 2$ kis double the number of partial products to be added. Hence, the reduction in the number of partial products achieved by the radixBooth encoding technique is essentially nullified. An efficient technique to include $\mathrm{K}_{\mathrm{i}}$ with minimal hardware circuitry based on the properties of modulo $2^{\mathrm{n}}$ and modulo $2^{n}+1$ arithmeticis proposed.

From the three-variable $\left(\mathrm{s}_{\mathrm{i}}, \mathrm{m} 1_{\mathrm{i}}, \mathrm{m} 2_{\mathrm{i}}\right)$ Karnaugh map withdon't care minterms " 011 " and " 111 ," it can be shown that $\mathrm{a}=\mathrm{s}_{\mathrm{i}}$. Hence, the aggregate bias is given by the simplified expression $\mathrm{K}_{1}$ and can be generated by merely hardwiring the $s_{i}$ output of the BE2 blocks to appropriate bit positions.

$$
\begin{equation*}
\left.\sum_{i=0}^{n / 2-1} K_{i}\right|_{2^{n}}=\sum_{i=0}^{n / 2-1} 2^{2 i} \cdot a=\sum_{i=0}^{n / 2-1} 2^{2 i} \cdot s_{i}=K 1 \tag{18}
\end{equation*}
$$

The dynamic bias can be minimized by the threevariable $\left(\mathrm{s}_{\mathrm{i}}, \mathrm{m1}_{\mathrm{i}}, \mathrm{m} 2_{\mathrm{j}}\right)$ Karnaugh map, which results in, $\mathrm{a}=\mathrm{m} 1$ rand $\mathrm{b}=\mathrm{s}_{\mathrm{i}}$, and $\mathrm{c}=\mathrm{s}_{\mathrm{i}}$ where the operator " ," denotes Boolean AND if its operands are Boolean variables.

$$
K D_{i}=-2^{2 i}\left(m 2_{i}\right)+2^{2 i+1}\left(s_{i}\right)+2^{2 i+1}\left(s_{i} \cdot m 2_{i}\right) \quad \text { (19) }
$$

By applying Property 1 to the negatively weighted term, (19)becomes

$$
K D_{i}=2^{2 i}\left(\overline{m 2_{i}}\right)-2^{2 i}+2^{2 i+1}\left(s_{i}\right)+2^{2 i+1}\left(s_{i} \cdot m 2_{i}\right) \quad(20)
$$

The next step entails modulo-reduced addition of n/2+3 partial products. From Property 6, the modulo $2^{\text {n }}+1$ addition of $\mathrm{n} / 2+3$ operands inherently increments the result by $\mathrm{n} / 2+2$.To negate this effect, the constant $\mathrm{n} / 2+2$ is subtracted from the aggregate bias. The result is

$$
\begin{aligned}
& \begin{aligned}
\left|n / 2 \sum_{i=0} K_{i}\right|_{2^{n+1}} & =\sum_{i=0}^{n / 21} K S_{i}+\sum_{i=0}^{n / 2-1} K D_{i}-n / 2-2 \\
& =-n / 2-2+\sum_{i=0}^{n / 2-1}\left(-2^{2 i}+1\right)
\end{aligned} \\
& +\sum_{i=0}^{n / 2-1}\left(2^{2 i} \cdot \overline{m 2}_{i}-2^{2 i}+2^{2 i+1}\right. \\
& \left.\cdot s_{i}+2^{2 i+1}\left(s_{i} \cdot m 2_{i}\right)\right) \\
& =\sum_{i=0}^{n / 2-1}\left(2^{2 i} \cdot \overline{m 2_{i}}+2^{2 i+1}\right. \\
& \left.s_{i}+2^{2 i+1}\left(s_{i} \cdot m 2_{i}\right)+2^{2 i}\right) \\
& \text { where } \\
& \begin{array}{l}
K 1=\sum_{i=0}^{n / 2-1} 2^{2 i} \cdot \overline{m 2_{i}}+\sum_{i=0}^{n / 2-1} 2^{2 i+1} \cdot s_{i} \\
K 2=\sum_{i=0}^{n / 2-1} 2^{2 i}+\sum_{i=0}^{n / 2-1} 2^{2 i+1}\left(s_{i} \cdot m 2_{i}\right)
\end{array}
\end{aligned}
$$

Both $K_{1}$ and $K_{2}$ can be implemented by hardwiring the BE2 outputs, $\mathrm{m}_{\mathrm{i}}$ and $\mathrm{s}_{\mathrm{i}}$ as well as logic one to appropriate bit positionsvia at most one level of AND gates. For $\mathrm{m}=2^{\mathrm{n}}+1$, the aggregate bias is composed of two -bit words, k 1 and k 2 given by (21). For , $\mathrm{m}=2^{\mathrm{n}}$ the aggregate bias is composed of one-bit word given by
(18).These three aggregate biases are generalized in (23) as a sum of k1 and k2 given by (24) and (25), respectively, such that k 1 and k 2 for $\mathrm{m}=2^{\mathrm{n}}-1$ as well as for are zero.

$$
\begin{align*}
& \left|\sum_{i=0}^{n / 2-1} K_{i}\right|_{m}=K 1+K 2  \tag{23}\\
& K 1= \begin{cases}\sum_{i=0}^{n / 2-1} 2^{2 i} \cdot 0 \\
+\sum_{i=0}^{n / 2-1} 2^{2 i+1} \cdot 0 & \text { if } m=2^{n}-1 \\
\sum_{i=0}^{n / 2-1} 2^{2 i} \cdot s_{i} \\
+\sum_{i=0}^{n / 2-1} 2^{2 i+1} \cdot 0 & \text { if } m=2^{n} \\
n / 2-1 \\
\sum_{i=0}^{2 i} \cdot \overline{m 2_{i}} & \\
+\sum_{i=0}^{n / 2-1} 2^{2 i+1} \cdot s_{i} & \text { if } m=2^{n}+1\end{cases}
\end{align*}
$$



Fig. 3. Proposed multi-modulus bias generation for radix- Booth encoding.


Fig. 4. (a) Proposed multi-modulus partial product addition for radix- Booth encoding.
(b) Implementation of parallel-prefix adder components.


Fig. 5. Proposed multi-modulus radix- Booth encoder.

$$
K 2= \begin{cases}\sum_{i=0}^{n / 2-1} 2^{2 i} \cdot 0 &  \tag{25}\\ +\sum_{i=0}^{n / 2-1} 2^{2 i+1} \cdot 0 & \text { if } m=2^{n}-1 \\ \text { or } m=2^{n} \\ \sum_{i=0}^{n / 2-1} 2^{2 i} \cdot 1 & \\ +\sum_{i=0}^{n / 2-1} 2^{2 i+1}\left(s_{i} \cdot m 2_{i}\right) & \text { if } m=2^{n}+1\end{cases}
$$

Equations (23)-(25) are implemented as shown in Fig. 3 for $\mathrm{n}=4, \mathrm{k} 2$ oand $\mathrm{k} 2{ }_{2}$ are simply hardwired to Modsel 1 andhence, are not illustrated in Fig. 3.

## C. Multi-Modulus Partial Product Addition:

By replacing $\left|\sum_{i=0}^{n / 2-1} K_{i}\right|_{m}$ in (17) with (23), the radix- $2^{2}$ Boothencodedmulti-modulus multiplication is given by (26). In (26), an n-bit all-zeros partial product is included for the moduli $2^{n}-1$ and $2^{n}$ so that the number of partial products to be added is $n / 2+3$ for all three moduli.

$$
|Z|_{m}= \begin{cases}\left|\sum_{i=0}^{n / 2-1} P P_{i}+K 1+K 2+0\right|_{m} & \text { if } m=2^{n}-1  \tag{26}\\ \left|\sum_{i=0}^{n / 2-1} P P_{i}+K 1+K 2+Y\right|_{m} & \text { or } m=2^{n} \\ \text { if } m=2^{n}+1\end{cases}
$$

From Property 5, a multi-modulus addition can be implemented using a MUX3 in the carry feedback path that selects from $\mathrm{C}_{\text {out }}, 0$ or cbar ${ }_{\text {out }}$. The multi-modulus addition of $\mathrm{n} / 2+3$ partial products in a CSA tree and a parallel-prefix two-operand adder is illustratedinFig. 4(a) for $\mathrm{n}=4$.InFig.4(a),theparallel-prefix adder is constructed from the pre-processing (PP),prefix and post-processing blocks and the implementation of these blocks is shown in Fig. 4(b). The number of MUX3 blocks needed for multi-modulus partial product addition is $n / 2+2$.

## IV. RADIX- BOOTH ENCODED MULTIMODULUS MULTIPLIER

## A. Multi-Modulus Partial Product Generation:

By substituting $\mathrm{k}=3$ in (2), the radix $-2^{3}$ Booth encoded multiplier is given by

$$
\sum_{i=0}^{n-1} 2^{i} y_{i}=\sum_{i=0}^{\lfloor n / 3\rfloor} 2^{3 i}\left(y_{3 i-1}+y_{3 i}+2 y_{3 i+1}-4 y_{3 i+2}\right)=\sum_{i=0}^{\lfloor n / 3\rfloor} 2^{3 i} d_{i}
$$

Where $y_{-1}=y_{n}=y_{n+1}=y_{n+2}=0$.
The radix-2 ${ }^{3}$ Booth encoded multiplier digit is formatted using five bits: a sign bit $\mathrm{s}_{\mathrm{I}}$ and four one-hot encoded magnitude bits, $\mathrm{m} 1_{\mathrm{i}}, \mathrm{m} 2_{\mathrm{i}}, \mathrm{m} 3_{\mathrm{i}}$ and $\mathrm{m} 4_{\mathrm{i}} . \mathrm{n} / 2+3$ radix-2 ${ }^{3}$ booth Encoder (BE3) blocks are used to encode the n-bit multiplier As shown in Fig. 5 for n4.Using the radix $-2^{3}$ Booth encoded multiplier form of (27),the multi-modulus multiplication of (1) becomes

$$
\begin{align*}
& Z Z_{m}  \tag{28}\\
& = \begin{cases}\mid n / 3] \\
\left.\sum_{i=0}^{\lfloor n i} 2^{3 i} \cdot d\right|_{m} & \text { if } m=2^{n}-1 \text { or } m=2^{n} \\
\mid n / 3] \\
\sum_{i=0}^{\ln } 2^{3 i} d_{i} \cdot X+X+\left.Y\right|_{m} & \text { if } m=2^{n}+1\end{cases}
\end{align*}
$$

The radix- $2{ }^{3}$ Booth encoded multi-modulus multiplication of (28) can then be reformulated as

$$
\begin{align*}
& \mid Z_{m}  \tag{29}\\
& = \begin{cases}\left|n / \sum_{i=0}^{\lfloor n / 3\rfloor} P P_{i}\right|_{m} & \text { if } m=2^{n}-1 \\
\mid n / 3\rfloor \\
\sum_{i=0}^{\lfloor n / 3\rfloor} P P_{i}+\left.\sum_{i=0}^{\lfloor n} K_{i}\right|_{m} & \text { if } m=2^{n} \\
\mid n / 3\rfloor & \sum_{i=0}^{\lfloor n / 3\rfloor} P P_{i}+\sum_{i=0}^{\lfloor n} K_{i}+X+\left.Y\right|_{m} \\
\text { if } m=2^{n}+1\end{cases}
\end{align*}
$$

Fig. 6 shows the generation of $n / 3+1$ PPisusing $\mathrm{n}([\mathrm{n} / 3]+1)$ radix-2 $2^{3}$ Booth Selector (BS3) blocks for $\mathrm{n}=4$, where each bit slice of BS3 selects a bit from the multiplicand,the one-bit shifted multiplicand, the hard multiple or the two-bit


Fig.6. Proposed multi-modulus partial product generation for radix- Booth encoding.

## B. Multi-Modulus Hard Multiple Generation:

Application-specific adders known as HMGs that computeonly the sum of $X$ and $|2 X|_{\mathrm{m}}$ to generate the hard multiple $|+3 X|_{m}$ were proposed in [23] for the moduli $2^{\mathrm{n}}-1$ and $2^{\mathrm{n}}+1$. The HMGs were designed by reformulating the carry equationsof modulo $2^{n}-1$ and modulo $2^{\mathrm{n}}+1$ additions using the bitcorrelation between the addends, $X$ and $|2 X|_{\mathrm{m}}$. The carry equationsfor modulo $2^{n}-1$ and modulo $2^{n}+1$ HMGs are givenby (30) and (31) for even and odd cases ofi, respectively.

$$
\begin{aligned}
& c_{i}= \begin{cases}\left(g_{i}^{*}, p_{i}^{*}\right) \bullet\left(g_{i-2}^{*}, p_{i-2}^{*}\right) \bullet \cdots \bullet\left(g_{0}^{*}, p_{0}^{*}\right) \\
\left.\bullet\left(g_{n-2}^{*}, p_{n-2}^{*}\right) \bullet \cdots\left(g_{i}^{*}, p_{i}^{*}\right) \bullet\left(g_{i-2}^{*}, p_{i-2}^{*}\right) \bullet \cdots \bullet \bullet\left(g_{0}^{*}\right), p_{0}^{*}\right) & \text { if } m=2^{n}-1 \\
\bullet\left(\bar{p}_{n-2}^{*}, \bar{g}_{n-2}^{*}\right) \bullet \cdots \bullet\left(\bar{p}_{i+2}^{*}, \bar{g}_{i+2}^{*}\right) & \text { if } m=2^{n}+1\end{cases} \\
& c_{i}= \begin{cases}\left(g_{i}^{*}, p_{i}^{*}\right) \bullet\left(g_{i-2}^{*}, p_{i-2}^{*}\right) \bullet \cdots \bullet\left(g_{1}^{*}, p_{1}^{*}\right) \\
\bullet\left(g_{n-1}^{*}, p_{n-1}^{*}\right) \bullet \cdots\left(g_{i+2}^{*}, p_{i+2}^{*}\right) & \text { if } m=2^{n}-1 \\
\left(g_{i}^{*}, p_{i}^{*}\right) \bullet\left(g_{i-2}^{*}, p_{i-2}^{*}\right) \cup \cdots \bullet\left(g_{1}^{*}, p_{1}^{*}\right) \\
\bullet\left(\bar{p}_{n-1}^{*}, \bar{g}_{n-1}^{*}\right) \bullet \cdots \bullet\left(\bar{p}_{i+2}^{*}, \bar{g}_{i+2}^{*}\right) & \text { if } m=2^{n}+1\end{cases}
\end{aligned}
$$

Where $\left(g_{i}, p_{i}\right) \cdot\left(g_{j}, p_{j}\right)=\left(g_{i}+p_{i}\right) .\left(g_{i}, p_{i}\right)\left(g_{j}, p_{j}\right)$ and the modified-generate and modified-propagate pair $\left(\mathrm{g}_{\mathrm{i}}^{*}, \mathrm{p}_{\mathrm{i}}^{*}\right)$ defined asfollows.

$$
\begin{aligned}
& \left(g_{0}^{*}, p_{0}^{*}\right) \\
& \quad=\left\{\begin{array}{cl}
\left(x_{n-1} \cdot\left(x_{0}+x_{n-2}\right),\right. & \left.x_{n-1}+\left(x_{0} \cdot x_{n-2}\right)\right) \\
\left(\bar{x}_{n-1} \cdot\left(x_{0}+\bar{x}_{n-2}\right),\right. & 2^{n}-1 \\
\left.\bar{x}_{n-1}+\left(x_{0} \cdot \bar{x}_{n-2}\right)\right) & \text { if } m=2^{n}+1
\end{array}\right.
\end{aligned}
$$



As modulo $2{ }^{\mathrm{n}}$ addition is equivalent to carry-ignore addition,the carry equation for modulo $2^{n} \mathrm{HMG}$ becomes

$$
\begin{equation*}
c_{i}=\left(g_{i}^{*}, p_{i}^{*}\right) \bullet\left(g_{i-2}^{*}, p_{i-2}^{*}\right) \bullet \cdots \bullet\left(g_{0}^{*}, p_{0}^{*}\right) \bullet(0,0) \bullet \cdots \bullet(0,0) \tag{33}
\end{equation*}
$$

Where $\left(\mathrm{g}_{\mathrm{i}}{ }^{*}, \mathrm{p}_{\mathrm{i}}{ }^{*}\right)$ is defined as

$$
\begin{aligned}
& \left(g_{0}^{*} \cdot p_{0}^{*}\right)=\left(0 \cdot \left(x_{0}+(0), 0+\left(x_{0} \cdot(0)\right)=(0,0)\right.\right. \\
& \left(g_{i}^{*}, p_{1}^{*}\right)=\left(x_{0} \cdot\left(x_{1}+0\right), x_{0}+\left(x_{1} \cdot 0\right)\right)=\left(x_{0} \cdot x_{1}, x_{0}\right) \\
& \left(g_{i}^{*} \cdot p_{i}^{*}\right)=\left(x_{i-1} \cdot\left(x_{i}+x_{i-2}\right), x_{i-1}+\left(x_{i} \cdot x_{i-2}\right)\right)
\end{aligned}
$$

From (30), (31), and (33), the parallel-prefix implementation of multi-modulus HMG is illustrated for $n=8$ in Fig. 7. It consists of three stages: preprocessing, prefix computation and post-processing. In the preprocessing stage, each operator " $\square$ " computes using AND-OR and OR-AND gates. The $t_{I}$ bit is also computed by the XOR operation on the i-th bits of the two addends. Two MUX3 blocks are required at the input of the pre-processing operator to select from $\mathrm{x}_{\mathrm{n}}$ ${ }_{1,0,}, x_{n-1}$ or and From $x_{n-2}, 0, x_{n-2}$ for computing $\left(g_{0}{ }^{*}, \mathrm{p}_{0}{ }^{*}\right)$ and $\left(\mathrm{g}_{1}{ }^{*}, \mathrm{p}_{1}{ }^{*}\right)$ the prefix-computation stage, $\mathrm{c}_{\mathrm{i}}$ is computed using the"" prefix operators in only $\left[\log _{2}\right.$ $\mathrm{n}]-1$ levels.

To implement the multi-modulus carry generation, dual prefix operators are used in the first level such that the input to one prefix operator is $\left(\mathrm{g}_{1} *, \mathrm{p}_{1} *\right)$ while the input to the other to other prefix operator is selected from $\left(\mathrm{g}_{\mathrm{i}}{ }^{*}, \mathrm{p}_{\mathrm{i}}{ }^{*}\right),(0,0)$ or $\left(\mathrm{p}_{\mathrm{i}}{ }^{*}, \mathrm{~g}_{\mathrm{i}}{ }^{*}\right)$ using MUX3blocks.The number of MUX3 blocks required is $n-2$ and the number of dual prefix operators in each prefix level 1 is $n-2^{1+1}$, where $1 \leq t \leq\left[\log _{2} n\right]$-1, In the post-processing
stage, each operator " $\diamond$ " computes a bit of the hard multiple $h_{i}$ by $c_{i-1} \oplus t_{i}$. when $\mathrm{i}=0, \mathrm{a}$ MUX3 is employed at the $c_{i-1}, 0$ or $c_{n-1}$ to implement EAC,carryignore, and CEAC additions, respectively.

## C. Multi-Modulus Bias Generation:

Using a five-variable $\left(\mathrm{s}_{\mathrm{i}}, \mathrm{m} 1_{\mathrm{i}}, \mathrm{m} 2_{\mathrm{i}}, \mathrm{m} 3_{\mathrm{i}}, \mathrm{m} 4_{\mathrm{i}}\right)$ Karnaugh map, the aggregate of the static bias, the dynamic bias and the constant[n/3]-5 that negates the constant incurred from the modulo $2^{\mathrm{n}}+1$ addition $[\mathrm{n} / 3]+6$ of partial products, is reduced to

$$
\begin{aligned}
\left.\sum_{i=0}^{\lfloor n / 3\rfloor} K_{i}\right|_{2^{n}+1} & =\sum_{i=0}^{\lfloor n / 3\rfloor} K S_{i}+\sum_{i=0}^{\lfloor n / 3\rfloor} K D_{i}-\lfloor n / 3\rfloor-5 \\
& =K 1+K 2+K 3
\end{aligned}
$$

$$
\begin{aligned}
& \text { where } \\
& \begin{aligned}
K 1= & \sum_{i=0}^{\lfloor n / 3\rfloor}\left(2^{3 i}\left(\overline{m 2_{i}+m 4_{i}}\right)+2^{3 i+1}\left(\overline{m 3_{i}+m 4_{i}}\right)\right) \\
K 2= & \sum_{i=0}^{\lfloor n / 3\rfloor} 2^{3 i+1}\left(\left(m 2_{i}+m 4_{i}\right) \cdot s_{i}\right) \\
& +\sum_{i=0}^{\lfloor n / 3\rfloor-1} 2^{3 i+2}\left(\left(m 3_{i}+m 4_{i}\right) \cdot s_{i}\right) \\
K 3= & \sum_{i=1}^{\lfloor n / 3\rfloor} 2^{3 i} \cdot 1+\sum_{i=0}^{\lfloor n / 3\rfloor} 2^{3 i+1} \cdot \bar{s}_{i}+\sum_{i=0}^{\lfloor n / 3\rfloor-1} 2^{3 i+2} \cdot s_{i} \quad(37)
\end{aligned}
\end{aligned}
$$

The operators "+" and "." Denote Boolean OR and A respectively when their operands are Boolean variables. $m=2^{n}+1$, the aggregate bias is composed of three n-bit words,K1,K2, and K3 given by (36).for $\mathrm{m}=2^{\mathrm{n}}$, the aggregate bias is composed of one n -bit word K1 given by(35).They can be generalized in(38) as a sum of $\mathrm{K} 1, \mathrm{~K} 2$, and K3 given by (39),(40), and (41),respectively, such that $K 1, K 2$, and $K 3$ for $m=2^{n}-1$ as well as $K 2$ and $K 3$ for $m=2^{n}$ are zero.(see equation at bottom of page.)


Fig. 8. Proposed multi-modulus bias generation for radix- Booth encoding.

Equations (38)-(41) are implemented as shown in Fig. 8 for $\mathrm{n}=4 . \mathrm{K} 1_{2}, \mathrm{~K} 2_{0}$ and $\mathrm{K} 2_{3}$ are hardwired to logic " 0 " andhence, are not illustrated in Fig. 8.

## D. Multi-Modulus Partial Product Addition:

By replacing $\left|\sum_{i=0}^{[n / 3]} K_{i}\right| \ldots$ in (29) with (38), the radix$2^{3}$ Boothencodedmulti-modulus multiplication is given by (42).Two n-bit all-zeros partial products are included for the moduli $2^{\mathrm{n}}-1$ and $2^{\mathrm{n}}$ so that the number of partial products to be added is $[\mathrm{n} / 3]+6$ for all three moduli. (See equation at bottom of page.) The multimodulus addition of [ $\mathrm{n} / 3]+6$ partial products in a CSA tree and a two-operand adder with MUX3 blocks in


Fig. 9. Proposed multi-modulus partial product addition for radix- Booth encoding.
the carry feedback paths is illustrated in Fig. 9 for n4.The number of MUX3 blocks needed is[ $\mathrm{n} / 3]+5$.
V.SIMULATION RESULTS:


Fig:RTL of 4-4bit


Fig:RTL of $4-32$ bit


Fig:RTL of 8-4bit

# International Journal \& Magavine of Engineering, Technology, Management and Research 



Fig:RTL of 8-32 bit


Fig:waveform of 4-4bit


Fig:waveform of 4-32bit


Fig:waveform of 8-4bit


Fig:waveform of 8-32 bit

## VI. Conclusion:

The equivalences in operations central to modulo multiplication i.e. modulo negation, modulo reduction of binary weight and modulo multiplication by powers-of-two and two-operand modulo addition for the three special moduli, $2^{n} \quad-1,2^{n}$ and $2^{n}+1$ were demonstrated.New radix $-2^{2}$ and radix $-2^{3}$ Boothencoded modulo multipliers with architectures comparable to those of the corresponding modulo $2^{\mathrm{n}}-1$ and modulo $2^{\text {n }}$ +1 multipliers were introduced. With the correlation among modulo $2^{n}-1$, modulo $2^{n}$ and modulo $2^{n}+1$ operations as the basis, radix- $2^{2}$ and radix- $2^{3}$ Booth encoded multi-modulus multipliers that perform modulo multiplication for the three special moduli successively were developed. The proposed multimodulus multipliers were compared against RNS multipliers employing Booth encoding of the same radix.

## REFERENCES

[1] R. Conway and J. Nelson, "Improved RNS FIR filter architectures,"IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 1, pp. 26-28,Jan. 2004.
[2] A. S. Madhukumar and F. Chin, "Enhanced architecture for residue number system-based CDMA for high rate data transmission," IEEETrans. Wireless Соттип., vol. 3, no. 5, pp. 1363-1368, Sep. 2004.
[3] D.M.Schinianakiset al., "An RNS implementation of an Elliptic curve point multiplier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 6, pp. 12021213, Jun. 2009.
[4] N.S.SzaboandR.I. Tanaka, Residue Arithmetic and its Application to Computer Technology. New York: McGraw-Hill, 1967.
[5] B.Cao,C.H.Chang,andT.Srikanthan,"An efficient reverse converter for the 4 -moduli $\operatorname{set}\left\{2^{n}, 2{ }^{n^{n}}\right.$ $\left.1,2^{\mathrm{n}}+1,2^{2 \mathrm{n}}+1\right\}$ based on the NewChinese Remainder Theorem," IEEE Trans. Circuits Syst. I, Fundam.Theory Appl., vol. 50, no. 10, pp. 1296-1303, Oct. 2003.
[6] V. Paliouras and T. Stouraitis, "Multifunction architectures for RNS processors," IEEE Trans. Circuits Syst. II, Analog Digit. SignalProcess., vol. 46, no. 8, pp. 1041-1054, Aug. 1999.
[7] D. Adamidis and H. T. Vergos, "RNS multiplication/sum-of-squares units," IET Comput. Digit. Tech.,vol.1,no.1,pp.38-48,Jan. 2007.
[8] G. C. Cardarilli, A. Del Re, A. Nannarelli, and M. Re, "Residue Number System reconfigurable datapath," in Proc. IEEE Int. Symp.Circuits Syst., Scottsdale, AZ, USA, May 2002, vol. 2, pp. 756-759.
[9] W. K. Jenkins and A. J. Mansen, "Variable word length DSP using se-rial-by-modulus residue arithmetic," in Proc. IEEE Int. Conf. Acoust.,Speech, Signal Process., Minneapolis, MN, USA, Apr. 1993, vol. 3,pp. 89-92.
[10] W. K. Jenkins and B. A. Schnaufer, "Fault Tolerant architectures for efficient realization of common DSP kernels," in Proc. 35th MidwestSymp. Circuits Syst., Washington, DC, USA, Aug. 1992, vol. 2, pp. 1320-1323.
[11] W. K. Jenkins, B. A. Schnaufer, and A. J. Mansen, "Combined systemlevel redundancy and modular arithmetic for fault tolerant digital signal processing," in Proc. 11th Symp. Comput. Arithmetic, Windsor,Canada, Jun. 1993, pp. 28-35.
[12] H. T. Vergos and D. Bakalis, "Area-time efficient multi-modulus adders and their applications," Microprocessors Microsyst., vol. 36, no. 5, pp. 409419, Jul. 2012.
[13] C. H. Chang, S. Menon, B. Cao, and T. Srikanthan, "A configurable dual-moduli multioperand modulo adder," in Proc. IEEE Int. Symp.Circuits Syst., Kobe, Japan, May 2005, vol. 2, pp. 1630-1633.

