Different Types of Data Compression Techniques in Digital VLSI Circuits

Mr. Mohammad Iliyas  
Assistant Professor,  
Dept of ECE and  
Research Scholar,  
Nawab Shah Alam Khan College of Engineering and Technology,  
Hyderabad, India.

Mrs. Farha Anjum  
Assistant Professor,  
Dept of ECE and  
Research Scholar,  
Aurora’s Scientific Technological Research Academy, Hyderabad, India.

Dr. Anil Kumar Sharma  
Professor,  
Dept of ECE,  
SRU, Alwar,  
Rajasthan, India.

Dr. R. Murali Prasad  
Professor  
Dept of ECE,  
Vardhaman College of Engineering,  
Hyderabad, India.

Abstract:  
The sweep testing is a method utilized as a part of DFT which makes testing less demanding by giving a basic approach to set and watch each flip-tumble in an IC. In sweep based testing, all practical flip-flops (FFs) are supplanted with output flip-flops (SFFs) to expand the controllability and perceptibility of the circuits as appeared in Figure 1.1. It works in three modes: ordinary, move and catch modes. In typical mode, all test signals get to be idle, and the sweep configuration works in the utilitarian design. In move mode, SFFs go about as at least one output chains (framed by interfacing the SFFs into single or various move registers).

Keywords: DFT, SFF, ATPG.

SCAN TESTING:  
The sweep testing is a method utilized as a part of DFT which makes testing less demanding by giving a basic approach to set and watch each flip-tumble in an IC. In sweep based testing, all practical flip-flops (FFs) are supplanted with output flip-flops (SFFs) to expand the controllability and perceptibility of the circuits as appeared in Figure 1.1. It works in three modes: ordinary, move and catch modes. In typical mode, all test signals get to be idle, and the sweep configuration works in the utilitarian design. In move mode, SFFs go about as at least one output chains (framed by interfacing the SFFs into single or various move registers).

The test vectors produced utilizing programmed test design generators are stacked into output chains by move in and the test reaction acquired in light of the combinational segment of the circuit move out through sweep chains. In catch mode, the whole SFFs work as ordinary useful flip-slumps and load the combinational bit test reaction for the connected test vector. In this technique, the complexities of testing successive circuits are lessened by method for testing the combinational part of the circuits utilizing combinational ATPG apparatus rather than complex consecutive ATPG instrument. Amid the testing procedure, the test examples are connected.

To the circuit under test (CUT) and the yield reactions are broke down, i.e. the yield reactions are contrasted and its predefined blame free reactions. Figure 1.2 demonstrates the technique of utilization of test example to the circuit under test where the D flip-flops encouraged back the yields to the information sources. The select contribution of the MUX is the output empower (Scan−en) bit.
At the point when Scan–en is low, the circuit works in typical mode. The contribution for DFF originates from mix rationale and the yield from DFF can be sent to the combinational rationale. The combinational rationale in a full-check circuit has two sorts of data sources (yields) called essential information sources (yields) and pseudo essential data sources (yields) as appeared in Figure 1.2. Essential data sources (PIs) and essential yields (POs) are alluding to the outside contributions to the circuit and outer yields from the circuit separately. Then again, the pseudo essential sources of info (PPIs) and pseudo essential yields (PPOs) are alluding to the sweep cell yields and data sources separately. In the ordinary mode, the Scan–en bit is low and the flip-flops introduce in the plan go about as consecutive components that criticism the yield to the information. While in the test mode, the Scan–en bit is made high and the DFFs are supplanted with SFFs. In test mode, all the SFFs in the chain together shape a long move enroll. The info and yield to the output chain are known as the Scan in and Scan out separately. Every information drives a solitary.

Check chain amid full-filter mode and the yield is watched. The Scan in information bits are moved into the sweep chain. Contribution to SFF is neither taken from the mix rationale nor given to the combinational rationale. A clock flag controls all the FFs in the chain amid both the move and catch stages. Figure 1.3 demonstrates a solitary output chain (intense bolt) in the circuit, with Scan In and Filter Out ports. We consider the sweep flip-failures to be controlled by the Scan Enable piece and they work when it turns out to be high. At first all the SFFs are at the obscure state (X). Give the main sweep access vector be 100101011. At every clock cycle, one piece gets moved in. For the most part, the output move recurrence is much lower than the useful recurrence of the circuit. The higher the test recurrence, the shorter will be the test time.

Now we shift the complete test vector from LSB to MSB, into the scan-chain so that the Scan Enable bit was forced to high as shown in Figure 1.4. After shift in, we force the Scan Enable to 0 and the test vector that was shifted in, is applied to the combination logic that are driven by the scan flip-flops. Thus the 2nd, 3rd, and 4th combinational.

---

**References**


Rationale has their constrained test inputs. For the first combinational rationale, we constrain the PI as the test info and afterward we measure the PO which is the yield originating from the fourth combinational rationale. With the particular sources of info connected to the combinational rationale, the combinational rationale has produced their yields. The yield of the fourth combinational rationale can be seen from the PO. For the other combinational rationale, the yield values must be pushed into the sweep flip-slumps and must be moved out. With a specific end goal to push the yield estimations of combinational rationale 1, 2 and 3 into SFFs, flip the framework clock. When flip the framework clock, all D flip-flops (filter flip-lemon) will catch the qualities at their D input. At that point the caught combinational rationale reactions are moved out. While doing that, the following test vector 111000111 is moved all the while by setting the Scan−en to1 as appeared in Figure 1.2.

At long last the test reaction for first test vector is totally moved out, and in the meantime we examine in the new test vector input. The procedure proceeds along these lines until all the test vectors are connected. Energy and power modeling Power consumption in CMOS circuits can be static or element. Spillage present or other current drawn constantly from the power supply causes static power dissemination. Dynamic scattering happens amid yield exchanging as a result of short out current, and charging what's more, releasing of load capacitance. For existing CMOS innovation, dynamic power is the predominant wellspring of power consumption, despite the fact that this may change for future high-scale integration.


The normal Energy expended at hub i per exchanging is 1/2 Ci V 2 DD, where Ci is the proportional yield capacitance, and VDD is the power supply voltage. Therefore, a great estimation of the Energy devoured in a period is 1/2Ci si V 2 DD where si is the quantity of switching’s amid the period. Hubs associated to more than one door are hubs with higher parasitic capacitance. In view of this reality, as a to begin with estimate we expect capacitance Ci to be corresponding to the fan-out of hub Fi. In this manner, an estimation of the Energy Ei devoured at hub i amid one clock
period is $E_i = \frac{1}{2} \ c_0 \ V^2 \ 2 \ DD$, where $c_0$ is the circuit’s base parasitic capacitance. As per this expression, evaluating Energy consumption at the rationale level requires the figuring of fan-out $F_i$ and the quantity of switching on hub $i$, $s_i$. Circuit topology characterizes the fan-out of the hubs, also, a rationale test system can gauge the switching’s (in a CMOS circuit, we figure the number of switchings, including risk exchanging, from the minute the information vector changes until the minute the inner hubs come to the new steady state). Item $s_i \ F_i$ is known as the weighted exchanging movement of hub $i$ and speaks to the main variable part in the Energy expended at hub $i$ amid test application. As indicated by the past plan, the Energy expended in the circuit after application of progressive info vectors $(V_{k-1}, V_k)$ is $E_{Vk} = \frac{1}{2} \ c_0 \ V^2 \ 2 \ DD \ \Sigma_i s(i, k)F_i$, where $i$ goes all the circuit’s hubs and $s(i, k)$ is the quantity of switching’s incited by $V_k$ at hub $i$. Consider a pseudorandom test grouping of Length test, the test length required to accomplish the focused on blame scope. The aggregate Energy devoured in the circuit amid use of the entire test grouping is $E_{total} = \frac{1}{2} \ c_0 \ V^2 \ 2 \ DD \ \Sigma k \ \Sigma i s(i, k)F_i T$ will indicate the clock time frame.

By definition, the momentary power is the power expended amid one clock period. In this manner, we can express the momentary power expended in the circuit after use of vectors $(V_{k-1}, V_k)$ as $P_{inst} (V_k) = E_{Vk}/T$. The pinnacle power consumption relates to the greatest prompt power expended amid the test session. It thusly relates to the most elevated Energy devoured amid one clock period, isolated by $T$. All the more formally, we can express it as $P_{peak} = \max k \ [P_{inst} (V_k)] = \max k(E_{Vk})/T$. At last, the normal power devoured amid the test session is the aggregate Energy partitioned by the test time $P_{ave} = E_{total} / [(Length \ test)T]$. Take note of that this model for power and Energy consumption is unrefined and disentangled, yet it suffices great for power examination amid test. As per these declarations of power what’s more, Energy consumption, and accepting a given CMOS innovation and supply voltage for the circuit configuration, number of switchings $s_i$ of a hub $i$ in the circuit is the main parameter that influences the Energy, crest power, and normal power consumption. Additionally, the clock recurrence utilized amid testing influences both the pinnacle and normal powers. At long last test length—the quantity of test examples connected to the circuit under test (CUT) influences just the aggregate Energy consumption. Therefore, when determining an answer for power and Energy minimization amid test, a creator or a test design needs to remember these connections. Wording Test power is a conceivable significant designing issue later on of SoC development. As both the SoC designs and the profound submicron geometry get to be predominant, bigger designs, more tightly timing limitations, higher working frequencies, and lower connected voltages all influence the power consumption frameworks of silicon gadgets. All the more decisively, these components influence vitality, normal power, immediate power, and pinnacle power, so I characterize these qualities here.

Conclusion:
A few productive low-power test data pressure strategies are proposed for concurrent lessening of test data volume and test power in output based test applications. The proposed low-power specific example pressure (LP-SPC) strategy depends on the way that the test set with more unspecified bits can accomplish higher pressure proportion. The power lessening method depends on cautious mapping of the unspecified bits in pre-registered test sets to 0 and 1. It prompts to critical investment funds in pinnacle and normal power without requiring a slower examine clock.

Future Scope:
We can broaden these systems for multi-check based implanted center to upgrade both test data pressure and the test application time. The high rate of X-bit gives a chance to discover filter chain sharing from various centers, so that the relating test sets can be blended and afterward communicated to different chains in parallel testing.
Author’s Details:

Mr. Mohammad Iliyas
Received M.Tech. in VLSI SD from JNTUH, and having more than 10 years of experience in both teaching and industry, currently pursuing Ph.D. and working as an Asst. Professor at NSAKCET, Hyderabad.

Mrs. Farha Anjum
Received M.Tech in VLSI SD from JNTUH and having more than 8 years of experience in both teaching and industry, currently pursuing Ph.D. and working as an Asst. Professor at ASTRA, Hyderabad.

Dr. Anil Kumar Sharma
Received his PhD in 2011 and having more than 30 years of experience in teaching and industry. Currently he is working as Professor in ECE department at SRU, Alwar, Rajasthan.

Dr. R. Murali Prasad
Received his PhD from JNTUA, and having more than 22 years of teaching experience. Currently he is working as Professor at Vardhaman College of Engineering, Hyderabad.