

A Fewer Switches Three Phase Cascaded H-Bridge Multi Level Inverter fed Induction Motor Drive

P.Asma Parveen

M.Tech Student Scholar,

**Department of Electrical & Electronics Engineering,
Kottam Karunakara Reddy Institute of Technology,
Kurnool, Kurnool (Dt), A.P, India.**

S.Chandra Sekhar

Assistant Professor,

**Department of Electrical & Electronics Engineering,
Kottam Karunakara Reddy Institute of Technology,
Kurnool, Kurnool (Dt), A.P, India.**

Abstract:

A new topology of cascaded multilevel converter is proposed. The proposed topology is based on a cascaded connection of single-phase sub multilevel converter units and full-bridge converters. Compared to the conventional multilevel converter, the number of dc voltage sources, switches, installation area, and converter cost is significantly reduced as the number of voltage steps increases. In order to calculate the magnitudes of the required dc voltage sources, three methods are proposed. Then, the structure of the proposed topology is optimized in order to utilize a minimum number of switches and dc voltage sources, and produce a high number of output voltage steps. The prior H-bridge based multilevel inverter can increase the number of output voltage levels by adding switch components and DC input voltage sources. If it employs seven switches and three DC sources, the number of output voltage levels becomes seven. Although its THD characteristics are improved. To mitigate this problem, we propose an efficient PWM switching method for the prior H-bridge based multilevel inverter. The operation and performance of the proposed a single-phase 31-level converter with multilevel converter is verified by the proposed closed loop concept is applied to an Induction Motor. MAT Lab/ Simulink.

Index Terms:

Cascaded Multilevel Inverter, developed H-bridge, Multilevel Inverter, Voltage Source Inverter, Induction Motor.

I. Introduction:

Multilevel inverter has become more famous over previous years in high power electric applications without the usage of a transformer and filters [1]. Multilevel inverters can be categorized into three topologies, they are, diode-clamped, flying-capacitor and cascaded H-bridge cell. The idea of cascaded multilevel inverter is based on linking H-bridge inverters in series to attain an output of sinusoidal voltage. The output voltage is the sum of the voltage that is produced by each cell. As the number of levels gets increases, the synthesized output waveform has several steps which generate a staircase wave that approaches a preferred waveform [2]. The inverter source voltage generate an output voltage or a current among certain levels either 0 or $\pm V_{dc}$ is called as two-level inverter.

Along with that, cascaded H-bridge Multilevel inverters have been received an immense attention because of their qualities such as minimum number of components, reliability and modularity. In the point of view, attaining a sinusoidal output voltage wave, multilevel inverters may well increase the number of output voltage levels. Though, it will require more components resulted in complication and cost increase. This paper focuses on the transistor clamped H-bridge based multilevel inverter topology. Generally, among these topologies, the cascaded multilevel inverter has the possible to be the most reliable and achieve the best fault tolerance owing to its modularity; a feature that enables the inverter to continue operating at lower power levels after cell failure [3]. Modularity also permits the cascaded multilevel inverter to be stacked easily for high-power and high voltage applications.

The concept of multilevel converters has been introduced since 1975. The cascade multilevel inverter was first proposed in 1975 [4]. Separate DC-sourced full-bridge cells are placed in series to synthesize a staircase AC output voltage. The term multilevel began with the three-level converter [5]. Subsequently, several multilevel converter topologies have been developed [6]. In 1981, diode-clamped multilevel inverter also called the Neutral Point Clamped (NPC) inverter schemes were proposed [7]. In 1992, capacitor-clamped (or flying capacitor) multilevel inverters, [8] and in 1996, cascaded multilevel inverters were proposed [9]. Although the cascade multilevel inverter was invented earlier, its application did not prevail until the mid 1990s. The advantages of cascade multilevel inverters were prominent for motor drives and utility applications.

The cascade inverter has drawn great interest due to the great demand of medium-voltage high-power inverters. The cascade inverter is also used in regenerative-type motor drive applications [10]. Recently, some new topologies of multilevel inverters have emerged. This includes generalized multilevel inverters [11], mixed multilevel inverters, hybrid multilevel inverters [12] and soft-switched multilevel inverters [13]. These multilevel inverters can extend rated inverter voltage and power by increasing the number of voltage levels. They can also increase equivalent switching frequency without the increase of actual switching frequency, thus reducing ripple component of inverter output voltage and electromagnetic interference effects. As the multilevel converter is broadly applied in the industries because the demand to operate switching, power converters in high power application has the growth constantly. The capacity of multilevel converters to operate at high voltages of the AC waveforms has low distortion, high quality and high efficiency. However, the multilevel converter [14] topology has improved efficiency by using various controls to attain high efficiency and increase to save energy.

In this paper, the topology proposed is three phase 31-level cascaded multilevel H bridge inverter for three phase induction motor. A 31 level cascaded multilevel H bridge inverter to reduce the Total Harmonic Distortion (THD) [15] of the inverter output voltages for three-phase induction motor drive are presented.

II. PROPOSED TOPOLOGY:

In Fig.1, two new topologies are proposed for a seven-level inverter. As shown in 1, the proposed topologies are obtained by adding two unidirectional power switches and one dc voltage source to the H-bridge inverter structure. In other words, the proposed inverters are comprised of six unidirectional power switches (S_a , S_b , $S_{L,1}$, $S_{L,2}$, $S_{R,1}$, and $S_{R,2}$) and two dc voltage sources ($V_{L,1}$ and $V_{R,1}$). In this paper, these topologies are called developed H-bridge. As shown in Fig.1, the simultaneous turn-on of $S_{L,1}$ and $S_{L,2}$ (or $S_{R,1}$ and $S_{R,2}$)




Fig.1. Proposed seven-level inverters. (a) First proposed topology. (b) Second Proposed topology.

TABLE I: OUTPUT VOLTAGES OF THE PROPOSED SEVEN-LEVEL INVERTERS

No.	$S_{L,1}$	$S_{L,2}$	$S_{R,1}$	$S_{R,2}$	S_a	S_b	v_o (Fig. 1(a))	v_o (Fig. 1(b))
1	1	0	0	1	0	1	$V_{L,1}$	$V_{L,1}$
2	1	0	0	1	1	0	$V_{R,1}$	$-V_{R,1}$
3	1	0	1	0	0	1	$V_{L,1} - V_{R,1}$	$V_{L,1} + V_{R,1}$
4	1	0	1	0	1	0	0	0
	0	1	0	1	0	1		
5	0	1	1	0	1	0	$-V_{L,1}$	$-V_{L,1}$
6	0	1	1	0	0	1	$-V_{R,1}$	$V_{R,1}$
7	0	1	0	1	1	0	$-(V_{L,1} - V_{R,1})$	$-(V_{L,1} + V_{R,1})$

Causes the voltage sources to short-circuit. Therefore, the simultaneous turn-on of the mentioned switches must be avoided. In addition, S_a and S_b should not turn on, simultaneously. The difference in the topologies illustrated in Fig.1 is in the connection of the dc voltage sources polarity. Table I shows the output voltages of the proposed inverters for different states of the switches. In this table, 1 and 0 indicate the ON- and OFF-states of the switches, respectively. As it is obvious from Table I, if the values of the dc voltage sources are equal, the number of voltage levels

decreases to three. Therefore, the values of dc voltage sources should be different to generate more voltage levels without increasing the number of switches and dc voltage sources. Considering Table I, to generate all voltage levels (odd and even) in the proposed topology shown in Fig.1(a), the magnitudes of $V_{L,1}$ and $V_{R,1}$ should be considered $3pu$ and $1pu$, respectively. Similarly, for the topology shown in Fig.1 (a), the magnitudes of $V_{L,1}$ and $V_{R,1}$ should be considered $2pu$ and $1pu$, respectively. Considering the aforementioned explanations, the total cost of the proposed topology in Fig.1(b) is low because dc voltage sources with low magnitudes are needed. By developing the seven-level inverter shown in Fig.1 (b), the 31-level inverter shown in Fig.2 can be proposed. This topology consists of ten unidirectional power switches and four dc voltage sources. According to Fig. 2, if the power switches of $(S_{L,1}, S_{L,2})$, $(S_{L,3}, S_{L,4})$, $(S_{R,1}, S_{R,2})$, and $(S_{R,3}, S_{R,4})$ turn on simultaneously, the dc voltage sources of $V_{L,1}$, $V_{L,2}$, $V_{R,1}$, and $V_{R,2}$ will be short-circuited, respectively. Therefore, the simultaneous turn-on of these switches should be avoided. In addition, S_a and S_b should not turn on simultaneously. It is important to note that the 31-level topology can be provided through the structure presented in Fig.1(a), where the only difference will be in the polarity of the applied dc voltage sources. By developing the proposed 31-level inverter. This topology




Fig.2. Proposed 31-level inverter.

$$N_{step} = 2^{2n+1} - 1 \quad (1)$$

$$N_{switch} = 4n + 2 \quad (2)$$

$$N_{source} = 2n \quad (3)$$

$$V_{o,max} = V_{L,n} + V_{R,n} \quad (4)$$

The other important parameters of the total cost of a multilevel inverter for evaluation are the variety of the values of dc voltage sources and the value of the blocking voltage of the switches. As the variety of dc voltage sources and the value of the blocking voltage of the switches are low, the inverter's total cost decreases [20]. The number of variety of the values of dc voltage sources (Variety) is given by

$$N_{variety} = 2n. \quad (5)$$

The following pattern is utilized to calculate the maximum magnitude of the blocking voltage of the power switches. As shown in Fig.1 (b), the blocking voltage of $SR,1$ and $SR,2$ are calculated as follows:

$$V_{SR,1} = V_{SR,2} = V_{R,1} \quad (6)$$

Where $V_{SR,1}$ and $V_{SR,2}$ indicate the maximum blocking voltages of $SR,1$ and $SR,2$, respectively. The blocking voltage of $SL,1$ and $SL,2$ are as follows

$$V_{SL,1} = V_{SL,2} = V_{L,1} \quad (7)$$

Where $V_{SL,1}$ and $V_{SL,2}$ indicate the maximum blocking voltages of $SL,1$ and $SL,2$, respectively. Therefore, the maximum blocking voltage of all switches in the proposed seven-level inverter ($V_{block,1}$) is calculated as follows

$$\begin{aligned} V_{block,1} &= V_{SR,1} + V_{SR,2} + V_{SL,1} + V_{SL,2} + V_{Sa} + V_{Sb} \\ &= 4(V_{R,1} + V_{L,1}). \end{aligned} \quad (8)$$

Considering Fig.2, the maximum blocking voltage of the switches is as follows

$$V_{SR,1} = V_{SR,2} = V_{R,1} \quad (9)$$

$$V_{SR,3} = V_{SR,4} = V_{R,2} - V_{R,1} \quad (10)$$

$$V_{SL,1} = V_{SL,2} = V_{L,1} \quad (11)$$

$$V_{SL,3} = V_{SL,4} = V_{L,2} - V_{L,1} \quad (12)$$

$$V_{Sa} = V_{Sb} = V_{R,2} + V_{L,2}. \quad (13)$$

Therefore, the maximum blocking voltage of all switches of the proposed 31-level inverter ($V_{block,2}$) is as follows

$$\begin{aligned}
 V_{\text{block},2} &= V_{\text{SR},1} + V_{\text{SR},2} + V_{\text{SR},3} + V_{\text{SR},4} + V_{\text{SL},1} + V_{\text{SL},2} \\
 &\quad + V_{\text{SL},3} + V_{\text{SL},4} + V_{\text{Sa}} + V_{\text{Sb}} \\
 &= 4(V_{R,2} + V_{L,2}).
 \end{aligned}
 \tag{14}$$

Similarly, the maximum blocking voltage of all switches of the 127-level inverter is calculated as follow

$$V_{\text{block},3} = 4(V_{R,3} + V_{L,3}).
 \tag{15}$$

Finally, the maximum blocking voltage of all the switches of the general topology ($V_{\text{block}, n}$) is calculated as follows:

$$V_{\text{block},n} = 4(V_{R,n} + V_{L,n}).
 \tag{16}$$

III. PERFORMANCE OF THE INDUCTION MOTOR:

The sinusoidally-distributed flux density wave produced by the stator magnetizing currents sweeps past the rotor conductors, it generates a voltage in them. The result is a sinusoidally-distributed set of currents in the short-circuited rotor bars. Because of the low resistance of these shorted bars, only a small relative angular velocity, r , between the angular velocity, s , of the flux wave and the mechanical angular velocity of the two-pole rotor is required to produce the necessary rotor current. The relative angular velocity, r , is called the slip velocity. The interaction of the sinusoidally-distributed air gap flux density and induced rotor currents produces a torque on the rotor. The typical induction motor speed-torque characteristic is shown in Figure.




Fig.3, speed-torque characteristics of induction motor. An induction motor (IM) is a type of asynchronous AC motor where power is supplied to the rotating device by means of electromagnetic induction. An electric motor convert's electrical power to mechanical power in its rotor. There are several ways to supply power to the rotor. In a DC motor this power is supplied to the armature directly from a DC source, while in an induction motor this power is induced in the rotating device. An induction motor is sometimes called a rotating transformer because the stator (stationary part) is essentially the primary side of the transformer and the rotor (rotating part) is the secondary side. Induction motors are widely used, especially poly phase induction motors, which are frequently used in industrial drives. When induction motors are given supply, they draw the current as

$$I_a = \quad \text{As initially } E_b = 0$$

Motor draws a very high current initially; due to which voltage dip will forms, which show the effect on the power system network. In order to avoid such problems a effective controlled APF is placed without effecting the power quality or the motor performance characteristics.

IV.MATLAB/SIMULINK RESULTS




Fig.4.Simulink Circuit for Seven Level Inverter




Fig.5. Simulation Results for Seven Level Inverter.




Fig.9. Simulation Results for Three Phase Voltage and Current.




Fig.6. Simulation Results for 31 Level Inverter.




Fig.10. Simulation Results for Motor Characteristics.




Fig.7. Simulation Results Voltage and Current for 31 Level Inverter.




Fig.8. Simulink Circuit Induction Motor Fed 31 Level Inverter.

V. Conclusion:

In this paper, two basic topologies have been proposed for multilevel inverters to generate seven voltage levels at the output. The basic topologies can be developed to any number of levels at the output where the 31-level, 127-level, and general topologies are consequently presented. In addition, a new algorithm to determine the magnitude of the dc voltage sources has been proposed. The proposed general topology was compared with the different kinds of presented topologies in literature from different points of view. According to the comparison results, the proposed topology requires a lesser number of IGBTs, power diodes, driver circuits, and dc voltage sources. Moreover, the magnitude of the blocking voltage of the switches is lower than that of conventional topologies. However, the proposed topology has a higher number of varieties of dc voltage sources in comparison with the others.

References:

[1] E. Babaei and S. H. Hussein, "Charge balance control methods for say metrical cascade multilevel

converters,” in Proc. ICEMS, Seoul, Korea, 2007, pp. 74–79.

[2] K. Wang, Y. Li, Z. Zheng, and L. Xu, “Voltage balancing and fluctuation suppression methods of floating capacitors in a new modular multilevel converter,” IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1943–1954, May 2013.

[3] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, “A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications,” IEEE Trans. Power Electron., vol. 26, no. 11, pp. 3109–3118, Nov. 2011.

[4] M. Manjrekar and T. A. Lipo, “A hybrid multilevel inverter topology for drive application,” in Proc. APEC, 1998, pp. 523–529.

[5] M. Narimani and G. Moschopoulos, “A novel single-stage multilevel type full-bridge converter,” IEEE Trans. Ind. Electron., vol. 60, no. 1, pp. 31–42, Jan. 2013.

[6] N. Abd Rahim, M. F. Mohamad Elias, and W. P. Hew, “Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing,” IEEE Trans. Ind. Electron., vol. 60, no. 8, pp. 2943–2956, Aug. 2013.

[7] M. Farhadi Kangarlu and E. Babaei, “A generalized cascaded multilevel inverter using series connection of submultilevel inverters,” IEEE Trans. Power Electron., vol. 28, no. 2, pp. 625–636, Feb. 2013.

[8] S. R. Pulikanti, G. Konstantin, and V. G. Agelidis, “Hybrid seven-level cascaded active neutral-point-clamped-based multilevel converter under SHE-PWM,” IEEE Trans. Ind. Electron., vol. 60, no. 11, pp. 4794–4804, Nov. 2013.

[9] Y. Hinago and H. Koizumi, “A single-phase multilevel inverter using switched series/parallel dc voltage sources,” IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2643–2650, Aug. 2010.

[10] G. Waltrich and I. Barbi, “Three-phase cascaded multilevel inverter using power cells with two inverter legs in series,” IEEE Trans. Ind. Appl., vol. 57, no. 8, pp. 2605–2612, Aug. 2010.

[11] W. K. Choi and F. S. Kang, “H-bridge based multilevel inverter using PWM switching functions,” in Proc. INTELEC, 2009, pp. 1–5.

[12] E. Babaei, M. Farhadi Kangarlu, and F. Najaty Mazgar, “Symmetric and asymmetric multilevel inverter topologies with reduced switching devices,” Elect. Power Syst. Res., vol. 86, pp. 122–130, May 2012.

[13] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, “A new multilevel converter topology with reduced number of power electronic components,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 655–667, Feb. 2012.

[14] E. Babaei, S. H. Hussein, G. B. Gharehpetian, M. Tarafdar Hague, and M. Sabah, “Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology,” Elect. Power Syst. Res., vol. 77, no. 8, pp. 1073–1085, Jun. 2007.

[15] E. Babaei and S. H. Hussein, “New cascaded multilevel inverter topology with minimum number of switches,” Energy Convers. Manage., vol. 50, no. 11, pp. 2761–2767, Nov. 2009.