

Low Power MSIC Signatures for Effective BIST Design

Chekka Narasimha Rao

M.Tech Student,
 Audi Sankara Institute of Technology,
 NH-5 Bypass Road, East Gudur Rural, Andrapradesh

Nageswar Rao

Associate Professor, Dept. of ECE
 Audi Sankara Institute of Technology,
 NH-5 Bypass Road, East Gudur Rural, Andrapradesh

Abstract: In BIST architecture the ATPG is the one of important consideration .the performance also the depends on the appropriate ATPG generation .in our paper we propose the novel method of multiple single input change (MSIC) test patterns that are intended for the scan chain. In order to develop any method we need to consider the area and power aspects for the advanced VLSI designs, and also able to perform the test efficiently using test-per-clock and the test-per-scan strategies. The proper analysis for the design of MSIC also provided. The output signatures of the tested circuit also verified to check by using the multiple input signature registers (MISR). The performance evaluation is done by designing in verilog and using simulation and synthesis tools like Model-sim 6.6 and Xilinx14.3 the output demonstration and verification ISCAS benchmarks can be used. The proposed method provides efficient fault coverage without increase of BIST architecture and test time.

I. INTRODUCTION

VLSI on chip testing is very difficult and also an important consideration for the present advance systems. In order to achieve the run time testing we introduces the concept called built-in self-test

(BIST),in this providing the testing environment along with the circuit-under-test (CUT).in traditional BIST structures the relay on the linear feedback shift register (LFSR) and multiple input signature register (MISR) are used for the generation of Test patterns. By using the methods of test patterns causes the drawbacks like high switching activity and high Power consumption and more test time, this may affect the behavior operation of the CUT and also has the aging problem. By using these methods we need to generate the more number of test pattern for the effective fault coverage.

The traditional pseudorandom patterns cannot have the ability to detect the new faults. They are generally mended for the traditional fault detections. These test methods have high fault coverage with minimum number of test patterns also. But the major problem that associated with these methods are the high area and power overhead conditions.

Different advance less power scan-based method are proposed in previous by changing the less power architectures and made several changes in scan path designs in order to obtained unchanged input when handling the shift operations. In another approach that uses the many scan enables by using the many scan chains that activates any one at ones that also reduces the overall consumption of operation power of scan based tests of CUT .

II. LITERATURE REVIEW

This is one of the designs for testability (DFT) mechanism that can able to test the circuit at the run time. The advance design feature that has capable of tasting using the built-in test setup that able to increase the testing standards and also the testing time




Figure1. BIST Basic block diagram

The basic BIST requires the elements like pest pattern generator for proving the test input patterns, test controller used for entire test control and response analyzer used for the

analysis of outputs of form the CUT and tells whether test is pass or fail.




Figure 2. Example of LFSR


The above shown are the different LFSRs used for the generation of test pattern generation. But the major drawback that has with use of these LFSRs as test pattern generator (TPG) that provides high switching power even more than the normal operation of the CUT that causes the increase of operation power and that also leads the operation delay.

III. PROPOSED METHOD


This section describes the proposed test patten design that able to provide the less transition test vectors applied for the multiple scan chains. First, the basic signature vector is unwound to poly code words and these are XOR with the proposed design signatures and fed to the all scan chains. The proposed BIST setup consists of the basic LFSR and signature evaluation circuit that consists of the Johnson Counter and the gray code converter.

The primary vectors that are generated from the LFSR are can be termed as the $S(t) = S_0(t)S_1(t)S_2(t), \dots, S_{m-1}(t)$ and the vector generated by an l -bit Johnson counter can be labeled as $J(t) = J_0(t)J_1(t)J_2(t), \dots, J_{l-1}(t)$. For the first clock cycle, $J = J_0 J_1 J_2, \dots, J_{l-1}$ will bit-XOR with $S = S_0S_1S_2, \dots, S_{m-1}$, and the results $X_1X_{l+1}X_2X_{l+2}, \dots, X_{(M-1)l+1}$ will be shifted into M scan chains, respectively. In next clock cycle, $J = J_0 J_1 J_2, \dots, J_{l-1}$ will be gray coded as $J = g_0, g_1, g_2, \dots, g_{l-1}$, which can be bit-XOR with the seed $S = S_0S_1S_2, \dots, S_{m-1}$. The resulting $X_2X_{l+2}X_3X_{l+3}, \dots, X_{(M-1)l+2}$ will be agitated into M scan chains, respectively. After the l clocks, every scan chain will be fully adulterated with a singular

Johnson codeword, and signatures $S_0S_1S_2, \dots, S_{m-1}$ will be fed to m PIs. Depend upon the scan lengths this method able to generate two different types of SIC generators to generate Johnson code words and vectors separately.



(a)



(b)

Figure 3. SIC generators. (a) Gray coded Johnson counter. (b) Scalable SIC counter.

The main intention of our proposed concept is to minimize the switching activity of CUT. The area of the design can be reduced by providing the appropriate relation with the decomposed vectors of certain particular vectors. That has feature of providing the selective patten allocation which increase the evaluation. Major aspect that these patters should has unique to the each other that facilitates the reduction of test conduction time, in general when the pattern are repeating the overall test time also will increased what will not be ideal for the present advance VLSI systems. Finally, unique patterns are intended to reduce the test length (patterns that are required for the efficient fault coverage). The main aim of this section is to provide the required test vectors for the selective configured CUT. Un uniformly distributed test vectors there may be a chance of occurring the same input to the particulate element causes the undetectable faults may occurs where the patters may not cover because in un uniform test vector generation

some bits are same for all or most of patterns. Therefore those can be undetected by the test mechanism these faults may escape. Hence in order to perform the efficient circuit test the uniformly distributed test vectors are required.

From the above the efficient unique MSIC patterns can be patternized by the proposed architectures that covers the appropriate fault coverage. Also, there are linear renationalized patterns or within a pattern. The main feature that provided to the system apart from the previous system that can able to provide the patters are very high random in nature. In order to achieve this we made certain changes in the previous architecture, we replaces the step after the Johnson counter sequences arrived. The shifter operation can be limited so we propose new architecture of gray code converter that can able to provide the efficient unique test patterns for multiple scan chains. Efficient low power single input test pattern can be achieved in previous method by using the LFSR and Johnson counter and scan shift register but if clock frequency is much high this concept also failed to provide the low power BIST environment.

Linear feedback shift register (LFSR) used in many architecture because it has the feature of low power and also occupies less area. In this paper also we consider the LFSR as the basic element in proposed method organization and followed by the modified Johnson counter and gray code converter

IV. RESULT AND DISCUSSIONS

We have designed our proposed method that will provide the novel test patterns that is shown in bellow fig4 simulated wave form. By this we can note that the dynamic power of the test pattern generation can be reduced because the change of test patterns are not that much assaulted compared to previous. The static power of the proposed method can be reduced. Where as in the existing method total power consumption can be 0.042A but our proposed method can utilizes only 0.020A only. The power of the system can be reduced that can be shown in fig5




Fig 4: simulation of test pattern generator

Supply Summary		Total	Dynamic	Quiescent
Source	Voltage	Current (A)	Current (A)	Current (A)
Vccint	1.200	0.006	0.000	0.006
Vccaux	2.500	0.003	0.000	0.003
Vcco25	2.500	0.002	0.000	0.002
Supply Power (W)		0.020	0.000	0.020

Fig 5: power of test pattern generator circuit

V. CONCLUSION

We designed a novel advanced method of test patter generator circuit which can reduces the static and dynamic power efficiently. And also reduces the ageing problem of the circuit. When compared with the previous method the hard ware overhead can be reduced and also abbreviates the total test time and also the total power. Experimental results and verification can be described

REFERENCES

1. Y. Zorian, "A distributed BIST control scheme for complex VLSI devices," in *11th Annu. IEEE VLSI Test Symp. Dig. Papers*, Apr. 1993, pp. 4–9.
2. P. Girard, "Survey of low-power testing of VLSI circuits," *IEEE DesignTest Comput.*, vol. 19, no. 3, pp. 80–90, May–Jun. 2002.
3. Abu-Issa and S. Quigley, "Bit-swapping LFSR and scan-chain ordering: A novel technique for peak- and average-power reduction in scan-based BIST," *IEEE Trans. Comput.-Aided Design Integer. Circuits Syst.*, vol. 28, no. 5, pp. 755–759, May 2009.
4. P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, J. Figueras, S. Manich, P. Teixeira, and M. Santos, "Low-energy BIST design: Impact of the LFSR TPG parameters on the weighted switching activity," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 1, Jul. 1999, pp. 110–113.

5. S. Wang and S. Gupta, "DS-LFSR: A BIST TPG for low switching activity," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 21, no. 7, pp. 42–851, Jul. 2002.
6. F. Corno, M. Rebaudengo, M. Reorda, G. Squillero, and M. Violante, "Low power BIST via non-linear hybrid cellular automata," in *Proc. 18th IEEE VLSI Test Symp.*, Apr.–May 2000, pp.29–34.
7. P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, and H. Wunderlich, "A modified clock scheme for a low power BIST test pattern generator," in *Proc. 19th IEEE VTS VLSI Test Symp.*, Mar.–Apr. 2001, pp. 306–311.
8. D. Gizopoulos, N. Rantitis, A. Paschalis, M. Psarakis, and Y. Zorian, "Low power/energy BIST scheme for datapaths," in *Proc. 18th IEEE VLSI Test Symp.*, Apr.–May 2000, pp. 23–28.
9. Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, "A gated clock scheme for low power scan testing of logic ICs or embedded cores," in *Proc. 10th Asian Test Symp.*, Nov. 2001, pp.253–258.
10. C. Laoudias and D. Nikolos, "A new test pattern generator for high defect coverage in a BIST environment," in *Proc. 14th ACM Great Lakes Symp. VLSI*, Apr. 2004, pp. 417–420.
11. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-power scan design using first-level supply gating," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 3, pp. 384–395, Mar.2005.

M.Tech degree in Electronics Communication Engineering (VLSI) in Audisankara Institute of Technology, Gudur, Nellore dist, from Jawaharlal Nehru technological University (JNTU), Ananthapur A.P.



G. Nageswara Rao is an Associate professor in Electronics and Communication Engineering. He is part time Research Scholar in OFDM, in ANU College of Engineering and Technology, Guntur, Andhra Pradesh (A.P). He received his M.Tech. in DECS from SGIT, JNTU KAKINADA in 2011 and B.Tech in Electronics and communication Engineering from Koneru Lakshmaiah College of Engineering, Guntur in 1996. At present, he is working as Associate Professor in the Electronics and communication Engineering in Audisankara Institute of Technology, Gudur, Nellore dist, A.P. He has 15 Years of teaching experience in various institutes.

ABOUT AUTHORS



Chekka Narasimha Rao was born in Thurpu Yerraballi (v&p), Kondapuram Mandal, Nellore dist, Andhra Pradesh (A.P) in 1990. He received the B.Tech. degree in Electronics and Communication Engineering (ECE) in Seshachala Institute of Technology, Puttur, Chittoor dist from Jawaharlal Nehru technological University (JNTU), Ananthapur Andhra Pradesh (A.P), in 2012. He is currently pursuing the