

Design Considerations of a Fault Current Limiting Dynamic Voltage Restorer (FCL-DVR)



Aithagoni Lavanya
Research Scholar,
Power Electronics,
SRTIST Engineering College,
Nalgonda, India.



Mr. Jhon Welse
Professor,
Department of Electrical Engineering,
SRTIST Engineering College,
Nalgonda, India.

ABSTRACT

This paper proposes a new fault current limiting dynamic voltage restorer (FCL-DVR) concept. The new topology uses a crowbar bidirectional thyristor switch across the output terminals of a conventional back-to-back DVR. In the event of a load short, the DVR controller will deactivate the faulty phase of the DVR and activate its crowbar thyristor to insert the DVR filter reactor into the grid to limit the fault current. A fault condition is detected by sensing the load current and its rate of change. The FCL-DVR will operate with different protection strategies under different fault conditions. Design of the FCL-DVR involves selecting important parameters, such as DVR power rating, dc link voltage of the DVR, output filter reactors and capacitors, and grid-tied transformers is proposed. The design methodology of the proposed FCL-DVR is fully discussed based on power systems computer aided design (PSCAD)/electromagnetic transients including dc (EMTDC) simulation. A scaled-down experimental verification is also carried out. Both modeling and experimental results confirm the effectiveness of the new FCL-DVR concept for performing both voltage compensation and fault current limiting functions.

Keywords: Dynamic voltage restorer (DVR), fault current limiting (FCL), parameter design method, voltage compensation.

INTRODUCTION

There are two major challenges that the modern power grid must deal with: voltage fluctuations and short circuit faults. With wide use of nonlinear loads, the grid suffers from voltage fluctuation, voltage unbalance, and other power quality problems. At the same time, many power loads become more sensitive to these disturbances. The rapid proliferation of renewable power generation sources in the grid has aggravated these power quality problems.

Furthermore, short-circuit faults remain one of the most common faults in the grid and cause great concerns for grid security and stability. A solid-state fault current limiter (FCL) can be used to limit fault currents in the grid. When a short-circuit fault occurs, the solid-state FCL inserts a high series impedance in the power loop and thus effectively limits the fault current. However, during normal operation of the grid the FCL operate in a no-load mode, resulting in compromised energy conversion efficiency and equipment utilization efficiency. On the other hand, a dynamic voltage restorer (DVR) can be used to compensate for the fluctuations of the grid voltage. For many power systems, it would be tremendously advantageous to provide both voltage compensation and fault current limiting functions by a single power electronic apparatus.

In the control strategy of a conventional DVR is expanded to offer additional fault current interruption features. However, this approach requires a three-fold increase in power rating of the DVR, leading to a sharp increase in system cost. In this paper, a new concept of fault current limiting dynamic voltage restorer (FCL-DVR) is proposed. The new topology can operate in two operational modes: 1) compensation mode for voltage fluctuation and unbalance; and 2) fault current limiting mode. It should be noted that only one additional crowbar bidirectional thyristor switch is added across the output terminals of each phase of the conventional DVR, greatly simplifying its implementation. Furthermore, the new FCL-DVR can maintain the same power rating as the conventional DVR without FCL function.

This paper is organized as the following. In Section II, the topology, principle and the control strategy are proposed. In Section III, the design methodology of important system parameters of FCL-DVR is discussed. In Section IV, the FCL-DVR is validated by simulation and experimental results.

TOPOLOGY AND PRINCIPLE OF OPERATION

Topology:

The topology of the FCL-DVR is shown in Fig. 1. It is composed of three single phase bridges. Each single phase topology mainly comprises of a shunt transformer, a backto-back power converter, a series transformer, and a crowbar bidirectional thyristor. The input rectifier module of the backto-back converter is connected to the grid through a shunt transformer (e.g., T1) with L_z to eliminate the high frequency ripples, and rectifies the power from the grid to the dc link capacitor.

The output inverter module converts the power from the dc link capacitor to compensate voltage fluctuation, and is connected to the grid through a series transformer (e.g., T4) and a LC output filter. The input rectifier module and output inverter module are connected through the dc link capacitor C_d .




Fig. 1. Topology of FCL-DVR.

The crowbar bidirectional thyristor in each phase is across the output terminals of the output inverter module to provide short circuit fault current limiting function. u_s , u_{dc} , u_c , u_{DVR} , and u_l represent the supply voltage, the dc link voltage, the output voltage of the FCL-DVR, the output voltage of FCL-DVR on the primary side of the series transformer, and the voltage of point of common coupling (PCC), respectively. i_s represents the supply current, and i_l is the load current. Z_s and Z_l are the equivalent impedances of the grid and the transmission line, respectively. As shown in Fig. 1, the major difference between the new FCL-DVR and a conventional DVR is the addition of three crowbar bidirectional thyristors.

The crowbar bidirectional thyristor for each phase will be deactivated or activated depending on the operation conditions. When the grid is under normal operation, the crowbar bidirectional thyristor is deactivated and the FCL-DVR operates in the voltage compensation mode to compensate voltage fluctuations. When a short circuit fault occurs, the crowbar bidirectional thyristor is activated to insert the output inductor into the main current path through the series transformer.

At the same time, the insulated gate bipolar transistors (IGBTs) of the pulse width modulation (PWM) inverter will be turned off to completely deactivate the inverter. The FCL-DVR thus operates in the fault current limiting mode. The short circuit fault current

$$I_s^F \approx I_c^F/k \approx I_l^F \approx \frac{U_s}{Z_s + Z_{eq} + Z_l} \quad (3)$$

From (3), it can be seen that the short circuit current can be limited by the output reactor. As Z_s and Z_l are usually smaller than Z_{eq} , fault current is mainly limited by Z_{eq} . The fault current can be limited to the reference value by selecting the parameters of k , L , and adjusting the conduction-angle of the crowbar bidirectional thyristor.


SIMULATION AND EXPERIMENTAL RESULTS

Simulation Case Study


Power system computer aided design (PSCAD)/electromagnetic transients including dc (EMTDC) simulation is carried out to verify the validity of the proposed topology and design methodology. The supply voltage is set at 10 kV with a 1 MW resistive load. The FCL-DVR is designed to compensate a voltage fluctuation of 20% of the supply voltage. The maximum fault current is allowed to be six times of the nominal load current. The parameters are summarized in Table.

Voltage Compensation Function of FCL-DVR

Fig.(a) and (b) shows the voltage compensation performance of the FCL-DVR for voltage fluctuation and unbalance, respectively. U_s , U_L , I_L , U_{dc} , and U_{DVR} are the supply voltage, load voltage at the point of common coupling (PCC), the load current, the dc link voltage, the output voltage of FCL-DVR in the primary side of the inverter. As shown in Fig. 9(a), voltage sag happens between 0.5 and 0.6 s with a depth of 20%. When the FCL-DVR is put into operation at 0.5 s, the inverter of the FCL-DVR output a compensation voltage U_{DVR} within one cycle (of 50 Hz) by absorbing active power from the rectifier through the dc link capacitor. The load voltage at the point of common coupling U_L can be maintained without interruption. So the load can operate normally with little influence by the supply voltage sag. In the process of voltage compensation, the proposed



(a)



(b)

Fig. Simulation results of voltage compensation operation of FCL-DVR. Waveforms of grid voltages, PCC voltages, load currents, FCL-DVR output voltages, and dc link voltages of the FCL-DVR during (a) voltage fluctuation event and (b) unbalanced voltage event.

Control method could limit the fluctuation of dc link voltage to less than 6%. In Fig. (b), three phase unbalance occurs between 0.5 and 0.6 s. The voltage of phase-A is not changed; the voltage of phase-B drops 1 kV; the voltage of phase-C rise 1 kV; and

phase angle keeps invariant. The FCL-DVR put into operation at 0.5 s. As the FCL-DVR can be operated at phase-splitting compensation mode, the three phase inverter of FCL-DVR can output unbalance voltage to compensate the supply voltage. When the FCL-DVR is adopted, UL almost keep unchanged, and the dc link voltage has a fluctuation when power grid voltage swells or sags, but soon will be able to stabilize around 800 V.

CONCLUSION

A new FCL-DVR concept is proposed to deal with both voltage fluctuation and short current faults. The new topology uses a crowbar bidirectional thyristor switch across the output terminals of a conventional back-to-back DVR. In the event of load short, the DVR controller will deactivate the faulty phase of the DVR and activate its crowbar thyristor to insert the DVR filter reactor into the grid to limit the fault current. The FCL-DVR will operate with different protection strategies under different fault conditions.

Based on theoretical analysis, PSCAD/EMTDC simulation and experimental study, we conclude the following.

- 1) With the crowbar bidirectional thyristor across the output terminal of the inverter, the proposed FCL-DVR can compensate voltage fluctuation and limit fault current.
- 2) The FCL-DVR can be used to deal with different types of short faults with minimum influence on nonfault phases. The FCL-DVR has the same power rating as a conventional DVR.
- 3) The delta-connection mode of the shunt transformers minimizes the influence of dc link voltage fluctuations and suppresses the 3rd harmonics.
- 4) The proposed control method can detect faults within two cycles.
- 5) The design methodology based on the analysis of the relationship between main circuit parameters and compensation capacity could be helpful to the design of FCL-DVR.

REFERENCES

- [1] Z. Shuai et al., "A dynamic hybrid var compensator and a two-level collaborative optimization compensation method," *IEEE Trans. Power Electron.*, vol. 24, no. 9, pp. 2091–2100, Sep. 2009.
- [2] L. Sainz, J. J. Mesas, R. Teodorescu, and P. Rodriguez, "Deterministic and stochastic study of wind farm harmonic currents," *IEEE Trans. Energy Convers.*, vol. 25, no. 4, pp. 1071–1080, Dec. 2010.
- [3] F. Boico and B. Lehman, "Multiple-input maximum power point tracking algorithm for solar panels with reduced sensing circuitry for portable applications," *Solar Energy*, vol. 86, no. 1, pp. 463–475, Jan. 2012.
- [4] R. F. Arritt and R. C. Dugan, "Distribution system analysis and the future smart grid," *IEEE Trans. Ind. Appl.*, vol. 47, no. 6, pp. 2343–2350, Nov. 2011.
- [5] U. Supatti and F. Z. Peng, "Z-source inverter with grid connected for wind power system," in *Proc. Energy Convers. Congr. Expo. (ECCE)*, San Jose, CA, USA, 2009, pp. 398–403.
- [6] M. H. Ali and B. Wu, "Comparison of stabilization methods for fixed-speed wind generator systems," *IEEE Trans. Power Del.*, vol. 25, no. 1, pp. 323–331, Jan. 2010.
- [7] R. K. Smith et al., "Solid state distribution current limiter and circuit breaker: Application requirements and control strategies," *IEEE Trans. Power Del.*, vol. 8, no. 3, pp. 1155–1162, Mar. 1993.
- [8] A. M. S. Atmadji and J. G. J. Sloot, "Hybrid switching: A review of current literature," in *Proc. Energy Manage. Power Del. (EMPD)*, Singapore, 1998, pp. 683–688.



[9] A. Abramovitz and K. M. Smedley, "Survey of solid-state fault current limiters," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2770–2782, Jun. 2012.

[10] A. R. Fereidouni, B. Vahidi, and T. H. Mehr, "The impact of solid state fault current limiter on power network with wind-turbine power generation," *IEEE Trans. Smart Grid*, vol. 4, no. 2, pp. 1188–1196, Jun. 2013.

[11] T. Ghanbari, I. Shiraz, and E. Farjah, "Development of an efficient solid-state fault current limiter for microgrid," *IEEE Trans. Power Del.*, vol. 27, no. 4, pp. 1829–1834, Oct. 2012.

Author Details

Aithagoni Lavanya

Student of M.Tech,
Department of Power Electronics,
SRTIST Engineering College,
Nalgonda.

Mr.Jhon Wesle

Assistant professor,
Department of Electrical Engineering,
SRTIST Engineering College,
Nalgonda.