

Design of Threshold Logic Flip-Flops for Achieving Efficient Performance of System

**K.Lakshmi Narayana**

Dept of Electronics and Communication
Engineering, Sri Venkateswara College of
Engineering and Technology, Srikakulam, AP, India.

**B.Satyasai**

Dept of Electronics and Communication
Engineering, Sri Venkateswara College of
Engineering and Technology, Srikakulam, AP, India.

Abstract:

The approach is based on a design of threshold logic gates (TLGs) and their seamless integration with conventional standard-cell design flow. We first describe a new robust, standard-cell library of configurable circuits for implementing threshold functions. Abstractly, the threshold gate behaves as a multi-input, single output, edge-triggered flip-flop, which computes a threshold function of the inputs on the clock edge. The resulting circuits, with both conventional and TLGs (called hybrid circuits), are placed and routed using commercial tools. The design shows significant reductions (using post layout simulations) in power, leakage, and area of the hybrid circuits when compared with the conventional logic circuits, when both are operated at the maximum possible frequency of the conventional design.

Keywords:

Logic Gates, Digital CMOS, Registers and Latches, ASIC design

1. Introduction:

The static differential threshold gates (DTGs) overcome the obstacles posed by dynamic flip-flops that embed NMOS logic. The main feature of a DTG flip-flop is computing and amplifying the conductivity difference between two networks of parallel transistors referred to as the left input network (LIN) and the right input network (RIN). If the LIN has lower impedance then the

output is logic 1, otherwise it is 0. Since the impedance of either network is an integral multiple of the number of ON transistors, the Boolean function of such DTG can be described by the predicate $\sum x_i > \sum y_i$ where x_i are variables controlling the number of ON transistors in the LIN and y_i are Boolean variables controlling the number of ON transistors in the RIN. This predicate can be algebraically rearranged to yield the predicate $\sum (x_i - y_i) > 0$. This type of pseudo-Boolean predicate corresponds to the class of linear threshold functions. Given a linear threshold function (which is a Boolean function), it is possible to connect the variables (and constants) to the input networks such that predicate of the DTG reduces to that of the given threshold function. However, threshold functions, which are a proper subset of unite Boolean functions, can be computed by fundamentally.

2. Related Work:

Threshold logic has been studied extensively since its inception decades ago [7]. Advances in the field have come slowly, however, largely due to a lack of efficient physical implementations. Early implementations of threshold logic have relied on static currents [8] or the accumulation of stored charge in floating capacitances [4], [5]. However these solution have proven to be

ultimately impractical in modern processes due to low speed, high power consumption, and/or overly taxing processing requirements. Recently, a number of novel implementations based on the principles of differential impedance have emerged which have provided very promising results [1]. Differential implementations can be constructed from any type of FET, and do not require any special devices or processing techniques. They achieve high performance and do not draw static current (other than leakage current). All logic values are stored statically, thus keeper devices, typically required in dynamic logic elements, are not needed. Of the many differential implementations of threshold logic gates, two examples have demonstrated uniformly high performance and low power consumption: single input current-sensing differential logic (SCSDL) [12] and differential current switch threshold logic (DCSTL) [9]. These are shown in Figures 1 and 2, respectively. The operation principle of all differential threshold logic elements is essentially the same. All implementations comprise a differential sense amplifier ($M1-8$) and two networks of parallel transistors ($M9,10$) on either side. These parallel networks are controlled by the primary input signals, and provide configurable impedances in series with the intrinsic impedances of the differential amplifier. When the clock signal is low, the logic elements precharge both output nodes ($N1,2$) of the differential amplifier. In order to ensure that the function is evaluated properly, every differential pair of capacitive nodes ($N1,2,N3,4,N5,6$) must be at the same potential prior to the rising edge of the clock signal.

3. Architecture:

Figure 1.1 shows the schematic of the threshold gate with multiple inputs that can be named as k , henceforth referred to as PNAND- k cells. The architecture consists of three main components: (1) two groups of parallel pFET transistors referred to as the left input network (LIN), and right input network (RIN), (2) a sense amplifier (SA), which consists of a pair of cross coupled NAND gates, and a (3) set-reset (SR) latch. The cell is operated in two phases: reset ($CLK = 0$) and evaluation ($CLK = 1$).

Cell Operation: When clock sets to 0 the current will discharge through $M8$ and $M19$. It pull nodes $N5$ and $N6$ low, which turn off $M5$ and $M6$, and also disconnects all paths from $N1$ and $N2$ to ground. . In other hand, the transistors $M7$ and $M8$ are active, which results in $N1$ and $N2$ being pulled high. The nFETs $M3$ and $M4$ are ON. the state of the SR latch does not change with the nodes $N1$ and $N2$ being high.

When CLK is sets to 1 an input that results in active devices in the LIN and r active devices in the RIN is denoted by l/r . The signal assignment procedure will ensure that $l \neq r$. Assume that $l > r$. As a result, the conductance of the LIN is higher than that of the RIN. As the discharge devices $M18$ and $M19$ are turned off, both $N5$ and $N6$ will rise to 1. Due to the higher conductivity of the LIN, node $N5$ will start to rise first, which turns on $M5$. With $M3 = 1$, $N1$ will start to discharge through $M3$ and $M5$. The delay in the start time for charging $N6$ due to the lower conductance of the RIN allows for $N1$ to turn on $M2$ and turn off $M4$. Thus, even if $N2$ starts to discharge,

its further discharge is impeded as M2 turns on, resulting in N2 getting pulled back to 1. As a result, the output node N1 is 1 and N2 is 0. As the circuit and its operation are symmetric, if $l < r$, then the evaluation will result in $N1 = 0$ and $N2 = 1$.

The active low SR-latch stores the signals N1 and N2. During reset, when $(N1, N2) = 1$, the SR-latch retains its state. After evaluation, if $(N1, N2) = (0, 1)$, the output $Q = 0$, and if $(N1, N2) = (1, 0)$, $Q = 1$, providing a dual-rail output for the threshold function being computed. Therefore, once evaluated after rising edge of the CLK, the output Q of the cell is stable for the remaining duration of the clock cycle. Hence, it operates like an edge-triggered flipflop, that computes a threshold function.

Since it is the difference in conductivity between the LIN and RIN that is sensed and amplified, the greater the difference, the faster and more reliably the cell operates. In the layout of the PNAND cell, several steps were taken to ensure robustness to process variations and signal integrity. A symmetric SR-latch was used to ensure near identical load on node N1 and N2 and near equal rise and fall delays. The source nodes of M16 and M17 are shorted so that the transistors in the LIN and RIN have nearly identical VD, VG and VS before clock rises.

The sizes of the pull-down devices in the differential amplifier were optimized, as were the sizes of the input transistors in the LIN and RIN to maximize the conductivity difference for the input combination that results in the worst-case contention

between the LIN and RIN, while keeping the RC delay of the input networks as low as possible. . In addition, to further improve the robustness of the cell, an internal feedback is created with transistors M9 and M10 in the LIN and RIN, driven by N1 and N2, respectively. These additional transistors M9 and M10 in the input networks serve as keepers to avoid the situation where N5 and N6 might be in a high impedance states (HiZ1, HiZ0).




Fig 1.1 PNAND design cell

Assume for the moment that M9 and M10 are not present, and consider the situation in which there are k active devices in the LIN and none in the RIN. After reset, N5 and N6 are both 0. When the clock rises to 1, N5 will rise to 1, and N6 will be HiZ0, and the circuit will correctly evaluate with $N1 = 0; N2 = 1$. Note that M4 is inactive and M3 is active. Now suppose that while $CLK = 1$ the inputs change, and all transistors in the LIN become inactive and some k transistors in the RIN become active. N5 is now HiZ1, and N1 will remain at 0, keeping M4 inactive. However, N6 rises

to 1, turning on M6, but as long as M4 remains inactive, and M2 active, no change will take place. N5, being HiZ1, is susceptible to being discharged. If that happens, N1 rises, activating M4, and discharging N2, which results in the output being complemented.

Transistors M9 and M10 ensure that N5 and N6 do not become HiZ0 or HiZ1. In the above situation, once N1 = 0 during evaluation, the presence of M9 driven by N1 ensures that N5 = 1. Hence, after evaluation and while CLK = 1, any change in the input state will not affect the side that determined the output, i.e. was discharged first, and hence the output will not be disturbed.

4. Implementation:

The PNAND cell is a multi-input flip-flop, therefore it is necessary for it to have typical features of a D-flipflop such as asynchronous preset and clear as well as scan. Evidently the PNAND cell operates quite differently compared to a master-slave D-flipflop. If PNAND cells are to replace flipflops and clocks, scan capability is essential. The simplest way to make a D-FF scannable is to use a 2:1 mux that selects between the input D and the test input (TI), depending on whether or not the test mode is enabled (TE). This is not practical for a multi-input flip-op like the PNAND cell. Although there exist several ways to implement scan for a PNAND cell, the one shown in Figure 1.2 has negligible impact on the cell's performance and robustness during normal operation. All other variations were significantly worse in this regard.

The additional transistors for scan are labeled

as S1 through S6. In the normal mode, the signals TE (test enable) and TI (test input) are both 0, which disables the scan related transistors (S1 through S4), and reduces the circuit function to the one shown in Figure 1.2. In the scan mode, the TE signal itself acts as a clock for a PNAND. In fact regular clock CLK must be held 0 for the scanning mechanism to work. Therefore, if a circuit has a mix of D-FFs and PNAND cells, the PNAND cells must be part of a separate scan chain. A common TE signal is used for both the scan chains. However the way this TE signal is operated is different from the conventional scanning mechanism.

First the signal TE is held high and data is scanned into regular flipflops (conventional way). Once this is finished, the CLK is held 0 and following procedure is performed to stored data bits in PNANDs. Signal GTI (global test input) is the entry point for the scan data input to the PNAND chain.




Fig 1.2 PNAND Cell Design with Scan

However the way this TE signal is operated is different from the conventional scanning mechanism. First the signal TE is held high and data is scanned into regular

flipflops (conventional way). Once this is finished, the CLK is held 0 and following procedure is performed to stored data bits in PNANDs. Signal GTI (global test input) is the entry point for the scan data input to the PNAND chain.

1. Set CLK = 0 and TE = 0.
2. Set GTI = i'th bit of the input (i = 0 initially).
3. Set TE = 1. Each PNAND registers its TI input.
4. Set TE = 0.
5. Increment i and repeat until the end of stream.

Note that as long as CLK = 0, the toggling of TE signal alone does not alter the data already stored in the conventional D-Flipflop scan chain. Therefore at the end of this procedure both PNANDs and flipflops store the required set of bits and regular clocking can proceed. The pullup transistors S5 and S6 are included to eliminate a DC path during testing. In absence of these transistors, when TE is asserted (0 → 1), while CLK = 0, M7 is active, and there is a DC path V_{DD} → M7 → M3 S1 → S2 → GND.

5. Results:




Fig 1.3 Design of p-NAND cell circuit






Fig 1.4 Simulation of p-NAND cell





6. Conclusion:

In this paper, we described a new, automated methodology for the design of digital ASIC circuits using a combination of conventional logic gates and threshold logic flip-flops. The result is hybrid network that includes conventional logic gates and threshold gates. The methodology described in this paper was exercised on a number of complex function blocks, and significant improvements in dynamic power, leakage, area, and power variation were demonstrated. The demonstrations were based on full, layout extracted netlists. Our experimental results also demonstrated that the proposed threshold gates, when operated at the nominal voltage, can be made robust in the presence of process variations. However, dynamic voltage scaling, which is now an integral part of the power management of most digital circuits, must be limited when applied to threshold gates due to the presence of the latch-based SA. The degree to which the voltage of a pNAND- k cell can be reduced depends on k —with lower voltages for smaller k . Our current research in the use of threshold flip-flops includes new retiming algorithms, the design of asynchronous circuits, threshold logic-based field-programmable gate arrays, nonvolatile threshold logic flip-flops, and the combinations of these different design approaches.

References:

- [1] P. R. Panda, A. Shrivastava, B. V. N. Silpa, and K. Gummidipudi, *Power-Efficient System Design*. New York, NY, USA: Springer, 2010.
- [2] K.-Y. Siu, V. Roychowdhury, and T. Kailath, *Discrete Neural Computation: A Theoretical Foundation*. Englewood Cliffs, NJ, USA: Prentice-Hall, 1995.
- [3] V. Beiu, “A survey of perceptron circuit complexity results,” in *Proc. Int. Joint Conf. Neural Netw. (IJCNN)*, Jul. 2003, pp. 989–994.
- [4] V. Beiu, J. M. Quintana, and M. J. Avedillo, “VLSI implementations of threshold logic—A comprehensive survey,” *IEEE Trans. Neural Netw.*, vol. 14, no. 5, pp. 1217–1243, Sep. 2003.
- [5] B. Nikolić, V. G. Oklobdžija, V. Stojanović, W. Jia, J. K.-S. Chiu, and M. M.-T. Leung, “Improved sense-amplifier-based flip-flop: Design and measurements,” *IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 876–884, Jun. 2000.
- [6] R. Strandberg and J. Yuan, “Single input current-sensing differential logic (SCSDL),” in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 1, May 2000, pp. 764–767.
- [7] M. Padure, S. Cotofana, and S. Vassiliadis, “Design and experimental results of a CMOS flip-flop featuring embedded threshold logic,” in *Proc. Int. Symp. Circuits Syst.*, May 2003, pp. V-253–V-256.
- [8] S. Leshner, N. Kulkarni, S. Vrudhula, and K. Berezowski, “Design of a robust, high performance standard cell threshold logic family for DSM technology,” in *Proc. IEEE Int. Conf. Microelectron.*, Dec. 2010, pp. 52–55.
- [9] S. Leshner, “Modeling and implementation of threshold logic circuits and architectures,” Ph.D. dissertation, Comput. Sci., Arizona State Univ.,



Tempe, AZ, USA, 2010.

[10] V. J. Modiano, "Majority logic circuit using a constant current bias," U.S. Patent 3 155 839, Nov. 3, 1964.

[11] R. Z. Fowler and E. W. Seymour, "Direct coupled, current mode logic," U.S. Patent 3 321 639, May 23, 1967.

[12] J. A. Hidalgo-López, J. C. Tejero, J. Fernández, and A. Gago, "New types of digital comparators," in *Proc. IEEE Int. Symp. Circuits Syst.*, Apr./May 1995, pp. 29–32.

[13] J. M. Quintana, M. J. Avedillo, R. Jiménez, and E. Rodríguez-Villegas, "Practical low-cost CPL implementations threshold logic in *Proc. 11th Great Lakes Symp. VLSI*, 2001, pp. 139–144.

Author's Details:

Kalamata Lakshmi Narayana pursuing his M.Tech in the department of Electronics and Communication Engineering(VLSI), Sri Venkateswara College of Engineering & Technology, Etcherla, Srikakulam, A.P., India. Affiliated to Jawaharlal Nehru Technological University, Kakinada. Approved by AICTE, NEW DELHI. He obtained his B.Tech(ECE) from Sri Venkateswara College of Engineering and Technology, Etcherla.

Brundavanam Satyasai working as Assistant Professor, in the department of Electronics and Communication Engineering(VLSI), Sri Venkateswara College of Engineering & Technology, Etcherla, Srikakulam. He obtained his M.Tech(VLSI) Gmr College of Engineering .His area of interest in VLSI.