

A Peer Reviewed Open Access International Journal

# A Novel Nine Level Grid-Connected Inverter for Photovoltaic System

M.s Bethi Jhansi M.Tech (Power Electronics) Dhruva Institute and Technology Nalgonda, Telangana 508252

**Abstract** This paper proposes a single-phase sevenlevel inverter for grid-connected photovoltaic systems, with a novel pulse width-modulated (PWM) control scheme. Three reference signals that are identical to each other with an offset that is equivalent to the amplitude of the triangular carrier signal were used to generate the PWM signals. The inverter is capable of producing seven levels of output-voltage levels (Vdc, 2Vdc/3, Vdc/3, 0, -Vdc, -2Vdc/3, -Vdc/3) from the dc supply voltage. In this paper a new nine level inverter with reduced number of switches is proposed and Matlab/Simulink results are presented.

#### **I. INTRODUCTION**

The ever-increasing energy consumption, fossil fuels soaring costs and exhaustible nature, and worsening global environment have created a booming interest in renewable energy generation systems, one of which is photovoltaic. Such a system generates electricity by converting the Sun's energy directly into electricity. Photovoltaic generated energy can be delivered to power system networks through grid-connected inverters. A single-phase grid-connected inverter is usually used for residential or low-power applications of power ranges that are less than 10 kW [1]. Types of single phase grid-connected inverters have been investigated [2]. A common topology of this inverter is full-bridge three-level.

The three-level inverter can satisfy specifications through its very high switching, but it could also unfortunately increase switching losses, acoustic noise, and level of interference to other equipment. Improving its output waveform reduces its harmonic content and, hence, also the size of the filter used and

> Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com

# Mr.V.Balu

Assistant Professor Dhruva Institute and Technology Nalgonda, Telangana 508252

the level of electromagnetic interference (EMI) generated by the inverter's switching operation [3]. Multilevel inverters are promising; they have nearly sinusoidal output-voltage waveforms, output current with better harmonic profile, less stressing of electronic components owing to decreased voltages, switching losses that are lower than those of conventional two-level inverters, a smaller filter size, and lower EMI, all of which make them cheaper, lighter, and more compact [3], [4]. Various topologies for multilevel inverters have been proposed over the years. Common ones are diode-clamped [5]– [10], flying capacitor or multi cell [11]–[17], cascaded H-bridge [18]–[24], and modified H-bridge multilevel [25]–[29].




Fig.1. Proposed single-phase seven-level grid connected inverter for photovoltaic systems.

AND THE AND TH

A Peer Reviewed Open Access International Journal

This paper recounts the development of a novel modified H-bridge single-phase multilevel inverter that has two diode embedded bidirectional switches and a novel pulse width modulated (PWM) technique. The topology was applied to a grid connected photovoltaic system with considerations for a maximum-powerpoint tracker (MPPT) and a current-control algorithm.

# II. PROPOSED MULTILEVEL INVERTER TOPOLOGY





Fig.2 shows the Full H-Bridge Configuration. By using single H-Bridge we can get 3 voltage levels. The number output voltage levels of cascaded Full H-

Bridge are given by 2n+1 and voltage step of each level is given by Vdc/n. Where n is number of Hbridges connected in cascaded. The switching table is given in Table 1.

Table 1. Switching table for Full H-Bridge

-					
Switches Turn ON	Voltage Level				
\$1,\$2	V <sub>dc</sub>				
\$3,\$4	-V <sub>dc</sub>				
\$4,\$2	0				



**ISSN No: 2348-4845** 

Figure. 3 Hybrid H-Bridge

Fig.3 shows the Hybrid H-Bridge configuration. By using single Hybrid H Bridge we can get 5 voltage levels. The number output voltage levels of cascaded Hybrid H-Bridge are given by 4n+1 and voltage step of each level is given by Vdc/2n. Where n is number of H-bridges connected in cascaded. The switching table of Hybrid H-Bridge is given in Table 2.


Table 2. Switching table for Hybrid H-Bridge


Voltage Level		
$V_{dc}/2$		
V <sub>dc</sub>		
0		
-V <sub>dc</sub> /2		
-V <sub>dc</sub>		


The proposed single-phase seven-level inverter was developed from the five-level inverter in [25]–[29]. Itcomprises a single-phase conventional H-bridge inverter, two bidirectional switches, and a capacitor voltage divider formed by C1, C2, and C3, as shown in Fig. 1. The modified H-bridge topology is significantly advantageous over other topologies, i.e., less power switch, power diodes, and less capacitor for inverters of the same number of levels. Photo voltaic (PV) arrays were connected to the inverter via a dc–dc boost converter. The power generated by the inverter is to be delivered to the power network, so the utility grid,

A Peer Reviewed Open Access International Journal

rather than a load, was used. The dc–dc boost converter was required because the PV arrays had a voltage that was lower than the grid voltage. High dc bus voltages are necessary to ensure that power flows from the PV arrays to the grid. A filtering inductance Lf was used to filter the current injected into the grid. Proper switching of the inverter can produce seven output-voltage levels (Vdc, 2Vdc/3, Vdc/3, 0,-Vdc,-2Vdc/3,-Vdc/3) from the dc supply voltage. The proposed inverter's operation can be divided into seven switching states, as shown in Fig. 4(a)–(g).










Fig. 4. Switching combination required to generate the output voltage (Vab). (a) Vab = Vdc. (b) Vab = 2Vdc/3. (c) Vab = Vdc/3. (d) Vab = 0 (e) Vab = -Vdc/3. (f) Vab = -2Vdc/3. (g) Vab = -Vdc.

OUTPUT VOLTAGE ACCORDING TO THE SWITCHES' ON–OFF CONDITION

Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com


A Peer Reviewed Open Access International Journal

vo	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S4	S <sub>5</sub>	S <sub>6</sub>
V <sub>dc</sub>	on	off	off	on	off	off
2V <sub>dc</sub> /3	off	off	off	on	on	off
V <sub>dc</sub> /3	off	off	off	on	off	on
0	off	off	on	on	off	off
0*	on	on	off	off	off	off
-V <sub>dc</sub> /3	off	on	off	off	on	off
-2V <sub>dc</sub> /3	off	on	off	off	off	on
-V <sub>dc</sub>	off	on	on	off	off	off

Table 3. Shows the switching combinations that generated the seven output-voltage levels (0,-*V*dc,-2*V*dc/3,-*V*dc/3, *V*dc, 2*V*dc/3, *V*dc/3).

#### **III. PWM MODULATION**

A novel PWM modulation technique was introduced to generate the PWM switching signals. Three reference signals (Vref1, Vref2, and Vref3) were compared with a carrier signal (Vcarrier). The reference signals had the same frequency and amplitude and were in phase with an offset value that was equivalent to the amplitude of the carrier signal. The reference signals were each compared with the carrier signal. If Vref1 had exceeded the peak amplitude of Vcarrier, Vref2 was compared with Vcarrier until it had exceeded the peak amplitude of Vcarrier. Then, onward, Vref3 would take charge and would be compared with Vcarrier until it reached zero. Once Vref3 had reached ero, Vref2 would be compared until it reached zero. Then, onward, Vref1 would be compared with Vcarrier.



level inverter.

S1, S3, S5, and S6 would be switching at the rate of the carrier signal frequency, whereas S2 and S4 would operate at a frequency that was equivalent to the fundamental frequency. For one cycle of the fundamental frequency, the proposed inverter operated through six modes. Fig. 6 shows the per unit output-voltage signal for one cycle. The six modes are described as follows: Mode 1:  $0 < \omega t < \theta 1$  and  $\theta 4 < \omega t < \pi$ Mode 2:  $\theta 1 < \omega t < \theta 2$  and  $\theta 3 < \omega t < \theta 4$  Mode 3:  $\theta 2 < \theta 4$ 

Fig.5 shows the resulting switching pattern. Switches

**ISSN No: 2348-4845** 

Mode 2 :  $\theta 1 < \omega t < \theta 2$  and  $\theta 3 < \omega t < \theta 4$  Mode 3 :  $\theta 2 < \omega t < \theta 3$ 

Mode 4 :  $\pi < \omega t < \theta 5$  and  $\theta 8 < \omega t < 2\pi$ 

Mode 5 :  $\theta$ 5 <  $\omega$ t <  $\theta$ 6 and  $\theta$ 7 <  $\omega$ t <  $\theta$ 8 Mode 6 :  $\theta$ 6 <  $\omega$ t <  $\theta$ 7.




Fig. 6. Seven-level output voltage (Vab) and switching angles.

# **IV CONTROL SYSTEM**

Fig. 7 shows, the control system comprises a MPPT algorithm, a dc-bus voltage controller, referencecurrent generation, and a current controller. The two main tasks of the control system are maximization of the energy transferred from the PV arrays to the grid, and generation of a sinusoidal current with minimum harmonic distortion, also under the presence of grid voltage harmonics. The proposed inverter utilizes the perturb-and-observe (P&O) algorithm for its wide



A Peer Reviewed Open Access International Journal

usage in MPPT owing to its simple structure and requirement of only a few measured parameters. It periodically perturbs (i.e., increment or decrement) the array terminal voltage and compares the PV output power with that of the previous perturbation cycle. If the power was increasing, the perturbation would continue in the same direction in the next cycle; otherwise, the direction would be reversed. This means that the array terminal voltage is perturbed every MPPT cycle; therefore, when the MPP is reached, the P&O algorithm will oscillate around it.

The P&O algorithm was implemented in the dc-dc boost converter. The output of the MPPT is the dutycycle function. As the dc-link voltage Vdc was controlled in the dc-ac sevenlevel PWM inverter, the change of the duty cycle changes the voltage at the output of the PV panels. A PID controller was implemented to keep the output voltage of the dc-dc boost converter (Vdc) constant by comparing Vdc and Vdc ref and feeding the error into the PID controller, which subsequently tries to reduce the error. In this way, the Vdc can be maintained at a constant value and at more than  $\sqrt{2}$  of Vgrid to inject power into the grid. To deliver energy to the grid, the frequency and phase of the PV inverter must equal those of the grid; therefore, a grid synchronization method is needed. The sine lookup table that generates reference current must be brought into phase with the grid voltage (Vgrid).

A PI algorithm was used as the feedback current controller for the application. The current injected into the grid, also known as grid current *I*ngrid, was sensed and fed back to a comparator that compared it with the reference current *I*grid ref . *I*grid ref is the result of the MPPT algorithm. The error from the comparison process of *I*grid and *I*grid ref was fed into the PI controller. The output of the PI controller, also known as *V* ref , goes through an anti windup process before being compared with the triangular wave to produce the switching signals for *S*1–*S*6. Eventually, *V*ref becomes *V*ref1, *V*ref2 and *V*ref3 can be derived from *V*ref1 by shifting the offset value, which was

equivalent to the amplitude of the triangular wave. The mathematical formulation of the PI algorithm and its implementation in the DSP are discussed in detail in [28].






Fig. 7. Seven-level inverter with closed-loop control algorithm

# V. MATLAB/SIMULINK MODEL and SIMULATION RESULTS





Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com

A Peer Reviewed Open Access International Journal

Fig. 8 shows the Matlab/ Simulink model of grid connected photovoltaic system. It consist of a DC to DC conversion stage and Dc to AC multilevel inversion stage.




Fig. 9 Seven Level Voltage output





Fig.10 Grid Voltage and Grid Current

Fig. 9 shows the seven level PWM output. Fig. 10 show is the grid voltage and grid current. From the figure it is clear that grid voltage and current are in pahse.



- Fig.11 Matlab/SImulink modle of proposed Nine level Inverter
- Fig. 11 shows the Matlab/Simulink model of proposed nine level Hybrid H-Bridge inverter.




Fig.12 Nine level output of proposed converter

Fig. 12 shows the output of proposed nine level inverter. In proposed converter for nine level seven

A Peer Reviewed Open Access International Journal

switches are required. In order to produce the same levels cascaded H-Bridge requires sixteen switches.

#### **V CONCLUSION**

Multilevel inverters offer improved output waveforms and lower THD. This paper has presented a novel PWM switching scheme for the proposed multilevel inverter. It utilizes three reference signals and a triangular carrier signal to generate PWM switching signals. The behavior of the proposed multilevel inverter was analyzed in detail. By controlling the modulation index, the desired number of levels of the inverter's output voltage can be achieved. Finally a nine level hybrid H-bridge inverter is proposed and simulation results are presented.

## **VI. REFERENCES**

[1] M. Calais and V. G. Agelidis, —Multilevel converters for single-phase grid connected photovoltaic systems—An overview, in Proc. IEEE Int. Symp. Ind. Electron., 1998, vol. 1, pp. 224–229.

[2] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, —A review of single-phase grid connected inverters for photovoltaic modules,∥ IEEE Trans. Ind. Appl., vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.

[3] P. K. Hinga, T. Ohnishi, and T. Suzuki, —A new PWM inverter for photovoltaic power generation system, in Conf. Rec. IEEE Power Electron. Spec. Conf., 1994, pp. 391–395.

[4] Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, and S. Atcitty, —A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage, IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1512–1521, Oct. 2006.

[5] M. Saeedifard, R. Iravani, and J. Pou, —A space vector modulation strategy for a back-to-back five-level HVDC converter system, IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 452–466, Feb. 2009.

[6] S. Alepuz, S. Busquets-Monge, J. Bordonau, J. A.
M. Velasco, C. A. Silva, J. Pontt, and J. Rodríguez, —Control strategies based on symmetrical components for grid-connected converters under voltage dips, IEEE Trans. Ind. Electron., vol. 56, no. 6, pp. 2162– 2173, Jun. 2009.

[7] J. Rodríguez, J. S. Lai, and F. Z. Peng, —Multilevel inverters: A survey of topologies, controls, and applications, IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, Aug. 2002.

[8] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, —Multilevel voltage-source-converter topologies for industrial medium-voltage drives, IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930–2945, Dec. 2007.

[9] M. M. Renge and H. M. Suryawanshi, —Fivelevel diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives, IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1598–1160, Jul. 2008.

[10] E. Ozdemir, S. Ozdemir, and L. M. Tolber—Fundamental-frequency modulated six-level diode clamped multilevel inverter for three-phase stand-alone photovoltaic system, *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4407–4415, Nov. 2009.

[11] R. Stala, S. Pirog, M. Baszynski, A. Mondzik, A. Penczek, J. Czekonski, and S. Gasiorek, —Results of investigation of multicell converters with balancing circuit—Part I, *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2610–2619, Jul. 2009.

[12] R. Stala, S. Pirog, M. Baszynski, A. Mondzik, A. Penczek, J. Czekonski, and S. Gasiorek, —Results of investigation of multicell converters with balancing circuit Part II, *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2620–2628, Jul. 2009.

[13] P. Lezana, R. Aguilera, and D. E. Quevedo, —Model predictive control of an asymmetric flying



capacitor converter, *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 1839–1846, Jun. 2009.

[14] M. F. Escalante, J.-C. Vannier, and A. Arzandé, —Flying capacitor multilevel inverters and DTC motor drive applications, *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 809–815, Aug. 2002.

[15] A. Shukla, A. Ghosh, and A. Joshi, —Static shunt and series compensations of an SMIB system using flying capacitor multilevel inverter, *IEEE Trans. Power Del.*, vol. 20, no. 4, pp. 2613–2622, Oct. 2005.

[16] J. Huang and K. A. Corzine, —Extended operation of flying capacitor multilevel inverter, *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 140–147, Jan. 2006.

[17] F. Z. Peng, —A generalized multilevel inverter topology with self voltage balancing, *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–617, Mar./Apr. 2001.

[18] E. Villanueva, P. Correa, J. Rodríguez, and M. Pacas, —Control of a single-phase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems, *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4399–4406, Nov. 2009.

[19] L. M. Tolbert, F. Z. Peng, T. Cunnyngham, and J. N. Chiasson, —Charge balance control schemes for as cademultilevel converter in hybrid electric vehicles, *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.

[20] K. A. Corzine, M. W. Wielebski, F. Z. Peng, and J. Wang, —Control of cascaded multilevel inverters, *IEEE Trans. Power Electron.*, vol. 19, no. 3, pp. 732–738, May 2004.

[21] J. I. Leon, S. Vazquez, S. Kouro, L. G. Franquelo, J. M. Carrasco, and J. Rodriguez, —Unidimensional modulation technique for cascaded

multilevel converters, *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.

[22] C.-C. Hua, C.-W. Wu, and C.-W. Chuang, —A digital predictive current control with improved sampled inductor current for cascaded inverters, *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1718–1726, May 2009.

[23] S. Vazquez, J. I. Leon, L. G. Franquelo, J. J. Padilla, and J. M. Carrasco, —DC-voltage-ratio control strategy for multilevel cascaded converters fed with a single DC source, *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2513–2521, Jul. 2009.

[24] C. Cecati, F. Ciancetta, and P. Siano, —A multilevel inverter for photovoltaic systems with fuzzy logic control, *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4115–4125, Dec. 2010.

[25] G. Ceglia, V. Guzman, C. Sanchez, F. Ibanez, J. Walter, and M. I. Gimanez, —A new simplified multilevel inverter topology for DC–AC conversion, *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1311–1319, Sep. 2006.

[26] V. G. Agelidis, D. M. Baker, W. B. Lawrance, and C. V. Nayar, —A multilevel PWM inverter topology for photovoltaic applications, in *Proc. IEEE ISIE*, Guimäes, Portugal, 1997, pp. 589–594.

[27] S. J. Park, F. S. Kang, M.H.Lee, and C. U. Kim, —A new single-phase five level PWM inverter employing a deadbeat control scheme, *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 831–843, May 2003.

[28] J. Selvaraj and N. A. Rahim, —Multilevel inverter for grid-connected PV system employing digital PI controller, *IEEE Trans. Ind. Electron.*, vol. 56, no. 1, pp. 149–158, Jan. 2009.

[29] N. A. Rahim and J. Selvaraj, —Multi-string fivelevel inverter with novel PWM control scheme for PV



application, *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 2111–2121, Jun. 2010.

## **Author Details:**



M.s Bethi Jhansi. She is pursuing M.Tech (Power Electronics) at Dhruva Institute of Engineering & Technology. Completed her B.Tech(EEE) from Khammam Institute of Technology & Sciences, KHAMMAM, TELANGANA STATE, INDIA



Mr.V.BALU he received M.E (Power Systems) from University College of Engineering, Osmania University, Hyderabad in 2008 A.P. Graduated from JNTU University, Hyderabad in the year 2002. Presently he is working as Assistant Professor in Dhruva Institute of Engineering & Technology, Hyderabad in the Department of Electrical & Electronics Engineering. He had total 9 years of experience in teaching. His fields of interest include power quality and Power Systems Optimization.

> Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com