

ISSN No: 2348-4845 International Journal & Magazine of Engineering, Technology, Management and Research

A Peer Reviewed Open Access International Journal

Design and Comparative Analysis of Different Latch-Type Sense Amplifiers

Ch.Ashwini

MTech Student Department of ECE Prasad Engineering College, VikasNagar,Siddipet Road Jangaon,Warangal District.

Abstract: The difference of input voltage sense amplifier (SA) exceeds the offset voltage (VOS), the SA correctly detects The output voltage of large signal. However, when the input voltage of certain region, thesense amplifier can fail it shows the difference of input voltage sense. If it is sufficiently large, this input voltage region is modified or provide the sensing dead zone of thesensing amplifier. The problem is sensing dead zones differ depending on SAs and the inputvoltages to the SA differ depending on the memory devices, verifying the sensing dead zone is most important. In this project, we find thesensing dead zones of the most usual latch-type sensing amplifiers, voltage- and current-latched SAs. In feature, most important type of sensing amplifier technique isproposed for different type of SA input voltages in terms of sensing delay, powerreduction, and PDP techniques are, using a 90-nm micro wind and DSCH operations.

Keywords:Latch-type, mismatch, offset voltage, sense amplifier (SA), sensing dead zone, micro wind tool, DSCH, technologies.

IINTRODUCTION

In memory devices sensing amplifier is one of the most peripheral circuit although many types sensing amplifier developed, the most popular type of sensing amplifier is latch type sensing amplifier because it provides high speed and low power consumption. And it provides two type of sensing amplifier and is voltage latch sensing amplifier with n-MOS foot switch amplifier, based p-MOS access transistors and second thing current sensing latch amplifier using n-MOS foot Nihar HoD Department of ECE Prasad Engineering College, VikasNagar,Siddipet Road Jangaon,Warangal District.

switch voltage latch sensing amplifier which sense the voltage difference between bit line voltage and bit line bar voltage and amplifiers provides rail to rail output voltages and same as the current latch sensing amplifier provides bit line voltages and the voltage latch sensing provides high speed and low power consumption compare to current latch sensing amplifier, less area because current latch sensing amplifier having less transistors,here output nodes having serve as a input nodes and sense amplifier enable signal it controlled carefully. But current latch sensing amplifier can't do output serve nodes act has a input node because having to separate output node and input node operations.

$$Y_{\text{SA}} = P \left[\Delta V_{\text{BL}} > V_{\text{OS}} \right] = \Phi \left(\frac{\Delta V_{\text{BL}} - \mu_{\text{OS}}}{\sigma_{\text{OS}}} \right)$$

The above equation it shows the general Gaussian distribution function of cumulative distributive function of the standard normal distribution function where Ysa is yield function, μ os is mean of vos and σ OS is standard deviation function of Vos and Ysa depends only bit line voltage, Ysa is significantly reduced input voltage and the bit line voltage is large at the input voltage sensing becomes dead zone. And deferent types of memory sensing devices like SRAM, DRAM ,MRAM, PRAM .here SRAM provides input voltage near vdd but D RAM provides half of the VDD.

II. SENSING DEAD ZONES OF LATCH-TYPE SENSING AMPLIFIER

Simulation TECHNIQUE and Variability

Simulation technique we are using 45nm CMOS technology and verifying the power reduction of bit line voltage and current latch value of bit line current.

Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com International Journal & Magazine of Engineering, Technology, Management and Research

THE THE STOLE AND THE THE STOLE AND THE STOL

A Peer Reviewed Open Access International Journal

BL is assumed to be larger than VBLB by ΔV BL. The sensing amplifier input voltage is defined as VBL in this brief. DSCH ,micro wind simulations were performed to analyze the sensing dead zones of an sensing amplifier. There are many sources of random and systematic variability that can induce transistor mismatch. As the process technology is scaled down, the effects of random variation increase.

The standard deviation mathematical expression is

$$\sigma_{\rm VT} = \frac{A_{\rm VT}}{\sqrt{W \times L}}$$
$$A_{\rm VT} = \frac{\sqrt[4]{4q^3 \varepsilon_{Si} \Phi_F N}}{2} \cdot \frac{T_{\rm OX}}{\varepsilon_{\rm OX}}$$

Here AVT is expressed constant value depends on process techniques , F is the Fermi potential, TOX is the thickness of the gate oxide, N is the doping concentration of the substrate ε OX are the permittivity of silicon and the gate oxide, respectively. The simulation methodology for performing sensing dead zone analysis is as follows. With a fixed value of VBL, the correct sensing operation occurs when ΔV BL is larger than VOS. Then, YSA can be estimated as

 $Y_{\text{SA}} = \frac{\text{number of correct sensing operations}}{\text{total MC simulation trials}}$

Modified CLSAs and VLSAs

The range of bit line divided into six regions based on standard deviation equation technique .the voltage difference between the output nodes when latching PMOS turned on increases and very accuracy decision. same as the standard deviation decreases the bit line also decreases when the bit line is less than the threshold voltage . at the time input transistors are off state .here no sensinsing operation is performed .the problem is transistors can not be convert input voltage into current. by using this statement voltage to current conversation technique .at the time sensing dead zone becomes low compare to threshold voltage .

III. Proposed system

Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com

VLSAs with Double Switches:

In this proposed system invalid switches are removed by adding new header switches or footswitches respectively, by providing complimentary sensing enable signals.

ISSN No: 2348-4845



Fig 1 .showsDouble switch schemes. (a) DSPA-VLSA.

The additional switch prevents the weak latching transistors (MP1 and MP2 in DSPA-VLSA, orMN1 and MN2 in DSNA-VLSA) from being turned on during an idle period; thus, the invalid current paths are prevented , leading to a wide sensible VBL region. In the DSPA-VLSA, if the SAEB is activated earlier than SAE, both MP1 and MP2 are turned on when VBL is lower thanVDD–|VTHP|, leading to invalid current paths, similar to those found in FSPA-VLSA. Thus, the SAEB must be activated earlier than the SAEB. Similarly, the SAEB must be activated earlier than the SAE in the DSNA-VLSA.



Fig 2.DSNA VLSA.

Sequence of circuit is implemented by using an inverter between SAE (SAEB)and SAEB (SAE).

International Journal & Magazine of Engineering, Technology, Management and Research

A Peer Reviewed Open Access International Journal

Because of the additional switch, the sensing amplifier scheme dead zones of double switch schemes become narrow compared to those of single switch schemes; however, the sensing dead zones never disappear because of the voltage transmitting problems introduced by the access transistors. Because the p MOS access transistors in the DSPA-VLSA cannot perfectly transfer the *V*BL when it is lower than |VTHP|, the sensing dead zone is below |VTHP|. Similarly, because MOS access transistors in DSNA-VLSA cannot perfectly transfer the *V*BL higher than *V*DD – *V*THN, the sensing dead zone is above VDD - VTHN.

VLSAs With Double Switches and Transmission Gate Access Transistors



Fig 3 VLSAs With Double Switches and Transmission Gate Access Transistors

The double switching sensing amplifier reduced the size of sensing dead zone , its access transistors induce the sensing dead zone. Using transmission gates the access transistors, as shown in Fig. 3, one can completely remove the sensing dead zone. The solid lineindicates that the VLSA with double switches and transmission gate access transistors (DSTA-VLSA) has no sensing dead zone. Because of the effect of both latching n MOS and latching pMOStransistors the σ OS of the DSTA-VLSA is almost flat over all VBL regions. In this brief information ,it is assumed that VBL is greater than VBLB by ΔV BL. Thus, in the case of no process variation, *I*MP1 is larger than *I*MP2, and *I*MN1 is smaller than *I*MN2.

Volume No: 2 (2015), Issue No: 7 (July) www.iimetmr.com However, when the process variation is applied only to a latching n MOS pair, VOSN, which is the offset voltage caused by the latching n MOS pair, is not zero. When the VOSN Is positive, *I*MN1 increases. This can cause sensing failure when *I*MN1 is larger than *I*MN2 because of the large VOSN. As VBL decreases below VTHN, the discharging current through the latching n MOSs decreases and charging current through the latching p MOSs increases, leading to a decrease in the effect of VOSN.

ISSN No: 2348-4845

Similarly, when the process variation is applied only to a latching p MOS pair, VOSP, which is the offset voltage caused by the latching p MOS pair, is not zero. A sVBL increases beyond VDD - VTHP, the charging current through the latching p MOSs decreases and the discharging current through the latching n MOSs increases, leading to a decrease in the effect of VOSP. When the process variation is applied to both the latching MOS and p MOS pairs, VOS is the sum of VOSN and VOSP.

IV. SIMULATION RESULT

🙀 Verilog, Hierarchy and Netlist	
Verilog Hierarchy Netlist Critical path	Information
<pre>// DSCH 2.7f // 7/4/2015 8:14:23 FM // C:\Users\orbit\Desktop\11\schematics\dstaVlsa12.sch module dstaVlsa12(in1,in2,out1,out2); input in1,in2;</pre>	Module name (8 char. max) dstaVIsa12 Add gate delay info
<pre>unput cut1,cut2; pmcs #(1) pmcs(w2,vdd,w1); // 2.0u 0.12u nmcs #(1) nmcs(w5,cut2,in2); // 1.0u 0.12u pmcs #(1) pmcs(w2,cut2,in2); // 2.0u 0.12u nmcs #(2) nmcs(in2 x2 cut2): // 2.0u 0.12u</pre>	Append simulation informations
<pre>pmos #(2) pmos(in2, x, y, otc2); // 1.0u 0.12u nmos #(2) nmos(in2, x, s, otc2); // 1.0u 0.12u nmos #(1) nmos(w, y, vs, w6); // 1.0u 0.12u pmos #(2) pmos(in2, in2, w6); // 2.0u 0.12u pmos #(2) pmos(w8, in1, w1); // 1.0u 0.12u pmos #(1) nmos(w8, in1, w6); // 2.0u 0.12u pmos #(1) pmos(w8, in1, w8, in1) pmos(w8, i</pre>	The Verilog file has 27 lines The design includes 16 symbols The circuit has 9 nodes
<pre>// Simulation parameters in Verilog Format always #10 in1=~in1; #20 in2=~in2;</pre>	
// Simulation parameters // in1 CLK 10 10 // in2 CLK 20 20	V DK

Fig 4.Generate verilog code

ISSN No: 2348-4845 International Journal & Magazine of Engineering, Technology, Management and Research

A Peer Reviewed Open Access International Journal



Fig 5 .layout based voltage latch sensing amplifier DSTA



Fig 6 .3D design lay out diagram for VLSA-DSTA



Fig 7.MOS characters of 45 nm technology



Fig 8.gate current vs gate voltage simulation verification.

Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com

ISSN No: 2348-4845 International Journal & Magazine of Engineering, Technology, Management and Research

A Peer Reviewed Open Access International Journal



Fig 9. Threshold voltage simulation result



Fig 10 shows fall time and rise time







International Journal & Magazine of Engineering, Technology, Management and Research

A Peer Reviewed Open Access International Journal

Fig 13. Voltage vs current simulation

- 🖗 X

💿 🚆 🖉 🙀 🔼 💿 🚸

 The Very Ed. Sandar Comple Analysis May

 Anotog simulation of example

 Propertor(CRD)

 ox2

 100

 0x00

 <t

Fig 14 .frequency vs time simulation.

V. CONCLUSION

The input voltage region in which an SA cannot correctly detect the input voltage difference is called the sensing dead zone. Because each SA scheme has its own respective sensing dead zone, detailed knowledge of this zone is important for designing a high-yield memory. In this brief, we analyzed the sensing dead zones of the most popular latch-type SAs and proposed a suitable SA scheme according to the input voltage region .in this micro wind tool we find the minimum

> Volume No: 2 (2015), Issue No: 7 (July) www.ijmetmr.com

power delay ,and 40 MHZ frequency,5.88m V,0.024m A current values are observed. we verifying the less power compared to other technology in this project we find 0.114w power are calculated

ISSN No: 2348-4845

VI. REFERENCES

1.Y. Tsiatouhas, A. Chrisanthopoulus, G. Kamoulakos, and T. Haniotakis, "New memory sense amplifier designs in CMOS technology," in *Proc. IEEE Int. Conf. Electron., Circuits Syst.*, Feb. 2000, pp. 19–22

2. R. Sarpeshkar, J. L. Wyatt, N. C. Lu, and P. D. Gerber, "Mismatchsensitivity of a simultaneously latched CMOS sense amplifier," *IEEEJ. Solid-State Circuits*, vol. 26, no. 10, pp. 1413–1422, Oct. 1991.

3. B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speedoptimization of a latch-type voltage sense amplifier," *IEEE J. Solid-StateCircuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.

4. T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A current controlled latch sense amplifier and a static power-saving input bufferfor low-power architecture," *IEEE J. Solid-State Circuits*, vol. 28, no. 4,pp. 523–527, Apr. 1993.

5. A. Do, Z. Kong, and K. Yeo, "Criterion to evaluate input-offset voltageof a latch-type sense amplifier," *IEEE Trans. Circuits Syst. I, Reg. Papers*,vol. 57, no. 1, pp. 83–92, Jan. 2010.

6.P. A. Stolk, F. P. Widdershoven, and D. B. M. Klassen, "Modelingstatistical dopant fluctuations in MOS transistors," *IEEE Trans. ElectronDevices*, vol. 45, no. 9, pp. 1960–1971, Sep. 1998.

7. T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y.Lee, Y. Goto, K. Ito, T. Meguro, H. Takahashi, H. Matsuoka, and H. Ohno, "2Mb SPRAM (spin-transfer torque RAM) with bitby-bit bi-directional current write and parallelizing-direction currentread," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 109–120, Jan. 2008.