

## Analysis and Design of a Low offset high speed and low voltage double tail comparator

**K. Krishna Aditya**

MTech Student, ECE Department  
 TKR College of Engineering And Technology,  
 Medbowli, Meerpet, Saroornagar, Hyderabad-97

**Dr.D.Nageshwara Rao**

HOD, ECE Department  
 TKR College of Engineering And Technology,  
 Medbowli, Meerpet, Saroornagar, Hyderabad-97

**Abstract:** *In electronics, a comparator is a device that compares two voltages or currents and outputs a digital signal indicating which is larger. A comparator is a circuit that accepts two voltages,  $V_1$  and  $V_2$  and outputs zero volts if  $V_1 > V_2$  or outputs a positive voltage level if  $V_2 > V_1$ . Comparators can be built from operational amplifiers. Minimization in power consumption in analog-to-digital converter (ADCs) devices can be achieved by moving towards smaller feature size processes. On the other hand, as we move towards smaller feature size processes, the process variations and other non idealities will greatly affect the overall performance of the device. The performance limiting blocks in such ADCs are typically inter stage gain amplifiers and comparators. The power consumption, speed takes major roll on performance measurement of ADCs. In this paper we work on a dynamic Comparator circuit design for fast operation to work under small supply voltage conditions.*

**Keywords:** *High speed analog-to-digital comparators(ADCs) , Dynamic clocked comparator, low power analog design, Double-taildynamic comparator, Voltage*

**Introduction:** In electronics, a comparator is a device that compares two voltages or currents and outputs a digital signal indicating which is larger. It has two analog input terminals  $V_+$  and  $V_-$  and one binary digital output  $V_0$ . The output is ideally

$$V_o = \begin{cases} 1, & \text{if } V_+ > V_- \\ 0, & \text{if } V_+ < V_- \end{cases}$$

A comparator consists of a specialized high-gain differential amplifier. They are commonly used in

devices that measure and digitize analog signals, such as analog-to-digital converters (ADCs), as well as relaxation oscillators.

An operational amplifier (op-amp) has a well balanced difference input and a very high gain. This parallels the characteristics of comparators and can be substituted in applications with low-performance requirements.

In theory, a standard op-amp operating in open-loop configuration (without negative feedback) may be used as a low-performance comparator. When the non-inverting input ( $V_+$ ) is at a higher voltage than the inverting input ( $V_-$ ), the high gain of the op-amp causes the output to saturate at the highest positive voltage it can output. When the non-inverting input ( $V_+$ ) drops below the inverting input ( $V_-$ ), the output saturates at the most negative voltage it can output. The op-amp's output voltage is limited by the supply voltage. An op-amp operating in a linear mode with negative feedback, using a balanced, split-voltage power supply, (powered by  $\pm V_s$ ) has its transfer function typically written as:  $V_{out} = A_o(V_1 - V_2)$ . However, this equation may not be applicable to a comparator circuit which is non-linear and operates open-loop (no negative feedback).




Fig : A simple Op –Amp Comparator

A dedicated voltage comparator will generally be faster than a general-purpose operational amplifier pressed into service as a comparator. A dedicated voltage comparator may also contain additional features such as an accurate, internal voltage reference, an adjustable hysteresis and a clock gated input.

A dedicated voltage comparator chip such as LM339 is designed to interface with a digital logic interface (to a TTL or a CMOS). The output is a binary state often used to interface real world signals to digital circuitry (see analog to digital converter). If there is a fixed voltage source from, for example, a DC adjustable device in the signal path, a comparator is just the equivalent of a cascade of amplifiers. When the voltages are nearly equal, the output voltage will not fall into one of the logic levels, thus analog signals will enter the digital domain with unpredictable results. To make this range as small as possible, the amplifier cascade is high gain. The circuit consists of mainly Bipolar transistors. For very high frequencies, the input impedance of the stages is low. This reduces the saturation of the slow, large P-N junction bipolar transistors that would otherwise lead to long recovery times. Fast small Schottky diodes, like those found in binary logic designs, improve the performance significantly though the performance still lags that of circuits with amplifiers using analog signals. Slew rate has no meaning for these devices. For applications in flash ADCs the distributed signal across eight ports matches the voltage and current gain after each amplifier, and resistors then behave as level-shifters.

The LM339 accomplishes this with an open collector output. When the inverting input is at a higher voltage than the non inverting input, the output of the comparator connects to the negative power supply. When the non inverting input is higher than the inverting input, the output is 'floating' (has a very high impedance to ground). The gain of op amp as comparator is given by this equation  $V(\text{out})=V(\text{in})$ .

Because comparators have only two output states, their outputs are near zero or near the supply voltage.

Bipolar rail-to-rail comparators have a common-emitter output that produces a small voltage drop between the output and each rail. That drop is equal to the collector-to-emitter voltage of a saturated transistor. When output currents are light, output voltages of CMOS rail-to-rail comparators, which rely on a saturated MOSFET, range closer to the rails than their bipolar counterparts.

On the basis of outputs, comparators can also be classified as open drain or push-pull. Comparators with an open-drain output stage use an external pull up resistor to a positive supply that defines the logic high level. Open drain comparators are more suitable for mixed-voltage system design. Since the output is high impedance for logic level high, open drain comparators can also be used to connect multiple comparators on to a single bus. Push pull output does not need a pull up resistor and can also source current unlike an open drain output.




Fig : A Low Power CMOS Clocked Comparator

### Proposed Dynamic Comparator

Figure demonstrates the schematic diagram of the proposed dynamic double-tail comparator. Due to the better performance of double-tail architecture in low-voltage applications, the proposed comparator is designed based on the double-tail structure.





Fig. Schematic diagram of the proposed dynamic comparator. (a) Main idea. (b) Final structure.

The main idea of the proposed comparator is to increase  $\Delta V_{fn}/f_p$  in order to increase the latch regeneration speed. For this purpose, two control transistors ( $Mc1$  and  $Mc2$ ) have been added to the first stage in parallel to  $M3/M4$  transistors but in a cross-coupled manner.

### A. Operation of the Proposed Comparator

The operation of the proposed comparator is as follows. During reset phase ( $CLK = 0$ ,  $Mtail1$  and  $Mtail2$  are off, avoiding static power),  $M3$  and  $M4$  pull both  $fn$  and  $fp$  nodes to  $V_{DD}$ , hence transistor  $Mc1$  and

$Mc2$  are cut off. Intermediate stage transistors,  $MR1$  and  $MR2$ , reset both latch outputs to ground.




Fig. Transient simulations of the proposed double-tail dynamic comparator for input voltage difference of  $\Delta V_{in} = 5$  mV,  $V_{cm} = 0.7$  V, and  $V_{DD} = 0.8$  V.

During decision-making phase ( $CLK = V_{DD}$ ,  $Mtail1$ , and  $Mtail2$  are on), transistors  $M3$  and  $M4$  turn off. Furthermore, at the beginning of this phase, the control transistors are still off (since  $fn$  and  $fp$  are about  $V_{DD}$ ). Thus,  $fn$  and  $fp$  start to drop with different rates according to the input voltages. Suppose  $V_{INP} > V_{INN}$ , thus  $fn$  drops faster than  $fp$ , (since  $M2$  provides more current than  $M1$ ). As long as  $fn$  continues falling, the corresponding pMOS control transistor ( $Mc1$  in this case) starts to turn on, pulling  $fp$  node back to the  $V_{DD}$ ; so another control transistor ( $Mc2$ ) remains off, allowing  $fn$  to be discharged completely. In other words, unlike conventional double-tail dynamic comparator, in which  $\Delta V_{fn}/f_p$  is just a function of input transistor transconductance and input voltage difference (9), in the proposed structure as soon as the comparator detects that for instance node  $fn$  discharges faster, a pMOS transistor ( $Mc1$ ) turns on, pulling the other node  $fp$  back to the  $V_{DD}$ .

Therefore by the time passing, the difference between  $fn$  and  $fp$  ( $\Delta V_{fn}/f_p$ ) increases in an exponential manner, leading to the reduction of latch regeneration time (this will be shown in Section III-B). Despite the effectiveness of the proposed idea, one of the points which should be considered is that in this circuit, when

one of the control transistors (e.g.,  $M_{c1}$ ) turns on, a current from  $V_{DD}$  is drawn to the ground via input and tail transistor (e.g.,  $M_{c1}$ ,  $M_1$ , and  $M_{tail1}$ ), resulting in static power consumption. To overcome this issue, two nMOS switches are used below the input transistors.

At the beginning of the decision making phase, due to the fact that both  $f_n$  and  $f_p$  nodes have been pre-charged to  $V_{DD}$  (during the reset phase), both switches are closed and  $f_n$  and  $f_p$  start to drop with different discharging rates. As soon as the comparator detects that one of the  $f_n/f_p$  nodes is discharging faster, control transistors will act in a way to increase their voltage difference. Suppose that  $f_p$  is pulling up to the  $V_{DD}$  and  $f_n$  should be discharged completely, hence the switch in the charging path of  $f_p$  will be opened (in order to prevent any current drawn from  $V_{DD}$ ) but the other switch connected to  $f_n$  will be closed to allow the complete discharge of  $f_n$  node. In other words, the operation of the control transistors with the switches emulates the operation of the latch.

## B. Delay Analysis

In order to theoretically demonstrate how the delay is reduced, delay equations are derived for this structure as previously done for the conventional dynamic comparator and the conventional double-tail dynamic comparator. The analysis is similar to the conventional double-tail dynamic comparator, however; the proposed dynamic comparator enhances the speed of the double-tail comparator by affecting two important factors: first, it increases the initial output voltage difference ( $\Delta V_0$ ) at the beginning of the regeneration ( $t = t_0$ ); and second, it enhances the effective transconductance ( $g_{m\text{eff}}$ ) of the latch. Each of these factors will be discussed in detail.

## Results:




Fig :Schematic for Conventional Comparator




Fig :Schematic for Proposed Comparator






Fig :Waveforms for conventional comparator

### Output Of Pre Layout Simulation Of Proposed Comparator




Fig :Waveforms for proposed comparator

### Table Comparison Of Results

TYPE	AVER AGE POWE R	MINIM UM POWE R	MAXI MUM POWE R	DEL AY
CONVENTI ONAL	7.342e- 008 W	3.161e- 004W	9.023e- 011	- 2.894 e-009
PROPOSED	7.458e- 011W	3.025e- 004W	6.75e- 011W	- 3.094 e-009

### Conclusion :

A new proposed double-tail comparator shows better performance as compared to conventional dynamic and double-tail dynamic comparator. As it is shown that the delay of the proposed design is 263 Ps which is comparatively lesser than the earlier also energy per

conversion is reducing from 1.108 $\mu$  in conventional dynamic to 866 ns in proposed double-tail. The proposed double-tail dynamic comparator can be used for the design of high speed ADCs as the delay is reduced and hence the operation will be faster. As in the proposed structure the number of transistor is more so the area of the design is more which is one of the disadvantage of the above comparator.

### References:

- [1] Babayan-Mashhadi, S. & Lotfi, R., Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator, IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,
- [2] B. Goll and H. Zimmermann, —A comparator with reduced delay time in 65 -nm CMOS for supply voltages down to 0.65, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 11, pp. 810–814, Nov. 2009
- [3] S. U. Ay, —A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS, Int. J. Analog Integr. Circuits Signal Process., vol. 66, no. 2, pp. 213–221, Feb. 2011.
- [4] A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay, —Supply boosting technique for designing very low-voltage mixedsignal circuits in standard CMOS, in Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers, Aug. 2010, pp. 893–896.
- [5] B. J. Blalock, —Body-driving as a Low-Voltage Analog Design Technique for CMOS technology, in Proc. IEEE Southwest Symp. Mixed-Signal Design, Feb. 2000, pp. 113–118.
- [6] M. Maymandi-Nejad and M. Sachdev, —1-bit quantiser with rail to rail input range for sub-1V modulators, IEEE Electron. Lett., vol. 39, no. 12, pp. 894–895, Jan. 2003
- [7] B. Murmann et al., "Impact of scaling on analog performance and associated modeling needs," IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2160-2167, Sep. 2006



[8 ] R. Jacob Baker, Harry W. Li, David E. Boyce,  
—CMOS- Circuit Design, Layout, And Simulation,,  
IEEE Press Series on Microelectronic Systems, IEEE  
Press, Prentice Hall of India Private Limited, Eastern  
Economy Edition, 2002

[9] MeenaPanchore, R.S. Gamad, —Low Power High  
Speed CMOS Comparator Design Using .18 $\mu$ m  
Technology,, International Journal of Electronic  
Engineering Research, Vol.2, No.1, pp.71-77, 2010

[10] M. van Elzakker, A.J.M. van Tuijl, P.F.J.  
Geraedts, D. Schinkel, E.A.M. Klumperink and B.  
Nauta, "A 1.9W 4.4fJ/Conversion-step 10b 1MS/s  
Charge-Redistribution ADC," ISSCC Dig. Tech.  
Papers, pp. 244–245, February 2008

[11] HeungjunJeon and Yong-Bin Kim, —A Novel  
Low-Power, Low-Offset and High-Speed CMOS  
Dynamic Latched Comparator,, IEEE, 2010

[12] Behzad. Razavi, —Design of Analog CMOS  
Integrated Circuits,, New York McGraw-Hill, 2001

#### **Authors:**



**K. Krishna Aditya**