

An Improved Image Compressor Using Fast DCT Algorithm

Kondle Bhagya Sri

MTech Student

Department of ECE

AnuBose Institute Of Technology(ABIT)

Paloncha, Khammam, India

A.Swathi

Assistant Professor

Department of ECE

AnuBose Institute Of Technology(ABIT)

Paloncha, Khammam, India

ABSTRACT: *Video processing systems such as HEVC requiring low energy consumption needed for the multimedia market has lead to extensive development in fast algorithms for the efficient approximation of 2-D DCT transforms. The DCT is employed in a multitude of compression standards due to its remarkable energy compaction properties. Multiplier-free approximate DCT transforms have been proposed that offer superior compression performance at very low circuit complexity. Such approximations can be realized in digital VLSI hardware using additions and subtractions only, leading to significant reductions in chip area and power consumption compared to conventional DCTs and integer transforms. In this paper, we introduce a novel 8-point DCT approximation that requires only 14 addition operations and no multiplications. The proposed transform possesses low computational complexity and is compared to state-of-the-art DCT approximations in terms of both algorithm complexity and peak signal-to-noise ratio. The proposed DCT approximation is a candidate for reconfigurable video standards such as HEVC. The proposed transform and several other DCT approximations are mapped to systolic-array digital architectures and physically realized as digital prototype circuits using FPGA technology and mapped to 45 nm CMOS technology.*

Index Terms—Approximate DCT, low-complexity algorithms, image compression, HEVC, low power consumption.

INTRODUCTION:

RECENT years have experienced a significant demand for high dynamic range systems that operate at high

resolutions [1]. In particular, high-quality digital video in multimedia devices [2] and video-over-Internet protocol networks [3] are prominent areas where such requirements are evident. Other noticeable fields are geospatial remote sensing [4], traffic cameras [5], automatic surveillance [1], homeland security [6], automotive industry [7], and multimedia wireless sensor networks [8], to name but a few. Often hardware capable of significant throughput is necessary; as well as allowable area-time complexity [8]. In this context, the discrete cosine transform (DCT) [9]–[11] is an essential mathematical tool in both image and video coding [8], [11]–[15]. Indeed, the DCT was demonstrated to provide good energy compaction for natural images, which can be described by first-order Markov signals [10], [11], [13]. Moreover, in many situations, the DCT is a very close substitute for the Karhunen-Loève transform (KLT), which has optimal properties [9]–[11], [13], [14], [16]. As a result, the two-dimensional (2-D) version of the 8-point DCT was adopted in several imaging standards such as JPEG [17], MPEG-1 [18], MPEG-2 [19], H.261 [20], H.263, and H.264/AVC. Additionally, new compression schemes such as the High Efficiency Video Coding (HEVC) employs DCT-like integer transforms operating at various block sizes ranging from 4 4 to 32 32 pixels. The distinctive characteristic of HEVC is its capability of achieving high compression performance at approximately half the bit rate required by H.264/AVC with same image quality. Also HEVC was demonstrated to be especially effective for high-resolution video applications. However, HEVC possesses a significant computational complexity in terms of arithmetic operations. In fact, HEVC can be 2–4 times more computationally demanding when compared to H.264/AVC. Therefore,

low complexity DCT-like approximations may benefit future video codecs including emerging HEVC/H.265 systems

Existing System:

RECONFIGURABLE DCT-LIKE FAST ALGORITHMS IN VIDEO CODECS

In current literature, several approximate methods for the DCT calculation have been archived [11]. While not computing the DCT exactly, such approximations can provide meaningful estimations at low-complexity requirements. In particular, some DCT approximations can totally eliminate the requirement for floating-point operations—all calculations are performed over a fixed-point arithmetic framework. Prominent 8-point approximation-based techniques were proposed in [14], [15]. Works addressing 16-point DCT approximations are also archived in literature. In general, these approximation methods employ a transformation matrix whose elements are defined over the set $\{-1, 0, 1\}$. This implies null multiplicative complexity, because the required operations can be implemented exclusively by means of binary additions and shift operations. Such DCT approximations can provide low-cost and low-power designs and effectively replace the exact DCT and other DCT-like transforms. Indeed, the performance characteristics of the low complexity DCT approximations appear similar to the exact DCT, while their associate hardware implementations are economical because of the absence of multipliers [14], [15]. As a consequence, some prospective applications of DCT approximations are found in real-time video transmission and processing.

REVIEW OF APPROXIMATE DCT METHODS

In this section, we review the mathematical description of the selected 8-point DCT approximations. All discussed methods here consist of a transformation matrix that can be put in the following format: The diagonal matrix usually contains irrational numbers in the form $\frac{\gamma_k}{2}$, where γ_k is a small positive integer. In principle, the irrational numbers required in the diagonal matrix would require an increased

computational complexity. However, in the context of image compression, the diagonal matrix can simply be absorbed into the quantization step of JPEG-like compression procedures [15]. Therefore, in this case, the complexity of the approximation is bounded by the complexity of the low-complexity matrix. Since the entries of the low complexity matrix comprise only powers of two in, null multiplicative complexity, is achieved.

Proposed System:

We aim at deriving a novel low-complexity approximate DCT. For such end, we propose a search over the 8×8 matrix space in order to find candidate matrices that possess low computation cost. Let us define the cost of a transformation matrix as the number of arithmetic operations required for its computation. One way to guarantee good candidates is to restrict the search to matrices whose entries do not require multiplication operations. Thus we have the following optimization problem:

$$T^* = \arg \min_T \text{cost}(T), \tag{1}$$

where T^* is the sought matrix and $\text{cost}(T)$ returns the arithmetic complexity of T . Additionally, the following constraints were adopted:

- 1) Elements of matrix T must be in $\{0, \pm 1, \pm 2\}$ to ensure that resulting multiplicative complexity is null;
- 2) We impose the following form for matrix T :

$$T = \begin{bmatrix} a_3 & a_3 & a_3 & a_3 & a_3 & a_3 & a_3 & a_3 \\ a_0 & a_2 & a_4 & a_6 & -a_6 & -a_4 & -a_2 & -a_0 \\ a_1 & a_5 & -a_5 & -a_1 & -a_1 & -a_5 & a_5 & a_1 \\ a_2 & -a_6 & -a_0 & -a_4 & a_4 & a_0 & a_6 & -a_2 \\ a_3 & -a_3 & -a_3 & a_3 & a_3 & -a_3 & -a_3 & a_3 \\ a_4 & -a_0 & a_6 & a_2 & -a_2 & -a_6 & a_0 & -a_4 \\ a_5 & -a_1 & a_1 & -a_5 & -a_5 & a_1 & -a_1 & a_5 \\ a_6 & -a_4 & a_2 & -a_0 & a_0 & -a_2 & a_4 & -a_6 \end{bmatrix}$$

where $a_i \in \{0, 1, 2\}$, for $i = 0, 1, \dots, 6$;

- 3) All rows of T are non-null;
- 4) Matrix $T \cdot T^T$ must be a diagonal matrix to ensure orthogonality of the resulting approximation [49].

Constraint 2) is required to preserve the DCT-like matrix structure. We recall that the exact 8-point DCT matrix is given by [35]:

$$C = \frac{1}{2} \cdot \begin{bmatrix} \gamma_3 & \gamma_3 & \gamma_3 & \gamma_3 & \gamma_3 & \gamma_3 & \gamma_3 & \gamma_3 \\ \gamma_0 & \gamma_2 & \gamma_4 & \gamma_6 & -\gamma_6 & -\gamma_4 & -\gamma_2 & -\gamma_0 \\ \gamma_1 & \gamma_5 & -\gamma_5 & -\gamma_1 & -\gamma_1 & -\gamma_5 & \gamma_5 & \gamma_1 \\ \gamma_2 & -\gamma_6 & -\gamma_0 & -\gamma_4 & \gamma_4 & \gamma_0 & \gamma_6 & -\gamma_2 \\ \gamma_3 & -\gamma_3 & -\gamma_3 & \gamma_3 & \gamma_3 & -\gamma_3 & -\gamma_3 & \gamma_3 \\ \gamma_4 & -\gamma_0 & \gamma_6 & \gamma_2 & -\gamma_2 & -\gamma_6 & \gamma_0 & -\gamma_4 \\ \gamma_5 & -\gamma_1 & \gamma_1 & -\gamma_5 & -\gamma_5 & \gamma_1 & -\gamma_1 & \gamma_5 \\ \gamma_6 & -\gamma_4 & \gamma_2 & -\gamma_0 & \gamma_0 & -\gamma_2 & \gamma_4 & -\gamma_6 \end{bmatrix}$$

where $\gamma_k = \cos(2\pi(k + 1)/32)$, $k = 0, 1, \dots, 6$.

Above optimization problem is algebraically intractable. Therefore we resorted to exhaustive computational search. As a result, eight candidate matrices were found, including the transform matrix proposed in [39]. Among these minimal cost matrices, we separated the matrix that presents the best performance in terms of image quality of compressed images according the JPEG-like technique employed in [36]–[39], [41]–[44], and briefly reviewed in next Section V.

Proposed Architectures

We propose digital computer architectures that are custom designed for the real-time implementation of the fast algorithms described in Section III. The proposed architectures employs two parallel realizations of DCT approximation blocks, as shown in Fig. 5. The 1-D approximate DCT blocks (Fig. 5) implement a particular fast algorithm chosen from the collection described earlier in the paper. The first instantiation of the DCT block furnishes a row-wise transform computation of the input image, while the second implementation furnishes a column-wise transformation of the intermediate result. The row- and column-wise transforms can be any of the DCT approximations detailed in the paper. In other words, there is no restriction for both row- and column-wise transforms to be the same. However, for simplicity, we adopted identical transforms for both steps.




Fig. 6. Details of the transposition buffer block.


Xilinx FPGA Implementations

Discussed methods were physically realized on a FPGA based rapid prototyping system for various register sizes and tested using on-chip hardware-in-

the-loop co-simulation. The architectures were designed for digital realization within the MATLAB environment using the Xilinx System Generator (XSG) with synthesis options set to generic VHDL generation. This was necessary because the auto-generated register transfer language (RTL) hardware descriptions are targeted on both FPGAs as well as custom silicon using standard cell ASIC technology

CMOS 45 nm ASIC Implementation

The digital architectures were first designed using Xilinx System Generator tools within the Matlab/Simulink environment. Thereafter, the corresponding circuits were simulated using bit-true cycle-accurate models within the Matlab/Simulink software framework. The architectures were then converted to corresponding digital hardware description language designs using the auto-generate feature of the System Generator tool. The resulting hardware description language code led to physical implementation of the architectures using Xilinx FPGA technology, which in turn led to extensive hardware co-simulation on FPGA chip. Hardware co-simulation was used for verification of the hardware description language designs which were contained in register transfer language (RTL) libraries



CONCLUSION

In this paper, we proposed (i) a novel low-power 8-point DCT approximation that require only 14 addition operations to computations and (ii) hardware implementation for the proposed transform and several other prominent approximate DCT methods, including the designs by Bouguezal-Ahmad-Swamy. We obtained that all considered approximate transforms perform very close to the ideal DCT. However, the modified CB-2011 approximation and the proposed transform possess lower computational complexity and are faster than all other approximations under consideration. In terms of image compression, the proposed transform could outperform the modified CB-2011 algorithm. Hence the new proposed transform is the best approximation for the DCT in terms of computational complexity and speed among the approximate transform examined. Introduced implementations address both 1-D and 2-D approximate DCT. All the approximations were digitally implemented using both Xilinx FPGA tools and CMOS 45 nm ASIC technology. The speeds of operation were much greater using the CMOS technology for the same function word size. Therefore, the proposed architectures are suitable for image and video processing, being candidates for improvements in several standards including the HEVC. Future work includes replacing the FreePDK standard cells with highly optimized proprietary digital libraries from TSMC PDK [67] and continuing the CMOS realization all the way up to chip fabrication and post-fab test on a measurement system. Additionally, we intend to develop the approximate versions for the 4-, 16-, and 32-point DCT as well as to the 4-point discrete sine transform, which are discrete transforms required by HEVC.

REFERENCES

- [1] H.-Y. Lin and W.-Z. Chang, "High dynamic range imaging for stereoscopic scene representation," in Proc. 16th IEEE Int. Conf. Image Process. (ICIP), Nov. 2009, pp. 4305–4308.
- [2] M. Rezaei, S. Wenger, and M. Gabbouj, "Video rate control for streaming and local recording optimized for mobile devices," in Proc. IEEE 16th Int. Symp. Personal, Indoor Mobile Radio Communications (PIMRC), Sept. 2005, vol. 4, pp. 2284–2288.
- [3] H. Zheng and J. Boyce, "Packet coding schemes for MPEG video over internet and wireless networks," in Proc. IEEE Wireless Commun. Networking Conf. (WCNC), 2000, vol. 1, pp. 191–195.
- [4] E. Magli and D. Taubman, "Image compression practices and standards for geospatial information systems," in Proc. IEEE Int. Geoscience and Remote Sensing Symposium (IGARSS), Jul. 2003, vol. 1, pp. 654–656.
- [5] M. Bramberger, J. Brunner, B. Rinner, and H. Schwabach, "Real-time video analysis on an embedded smart camera for traffic surveillance," in Proc. 10th IEEE Real-Time and Embedded Technology and Applications Symp., May 2004, pp. 174–181.
- [6] S. Marsi, G. Impoco, S. C. A. Ukovich, and G. Ramponi, "Video enhancement and dynamic range control of HDR sequences for automotive applications," *Advances in Signal Processing*, vol. 2007, no. 80971, pp. 1–9, June 2007.
- [7] I. F. Akyildiz, T. Melodia, and K. R. Chowdhury, "A survey on wireless multimedia sensor networks," *Computer Telecommun. Network.*, vol. 51, no. 4, pp. 921–960, Mar. 2007.
- [8] A. Madanayake, R. J. Cintra, D. Onen, V. S. Dimitrov, N. Rajapaksha, L. T. Bruton, and A. Edirisuriya, "A row-parallel 8 8 2-D DCT architecture using algebraic integer-based exact computation," *IEEE Trans. Circuits Syst. Video Technol.*, vol. 22, no. 6, pp. 915–929, Jun. 2012.



- [9] N. Ahmed, T. Natarajan, and K. R. Rao, "Discrete cosine transform," *IEEE Trans. Comput.*, vol. C-23, no. 1, pp. 90–93, Jan. 1974.
- [10] K. R. Rao and P. Yip, *Discrete Cosine Transform: Algorithms, Advantages, Applications*. San Diego, CA, USA: Academic, 1990.
- [11] V. Britanak, P. Yip, and K. R. Rao, *Discrete Cosine and Sine Transforms*. New York, NY, USA: Academic, 2007.
- [12] V. Bhaskaran and K. Konstantinides, *Image and Video Compression Standards*. Norwell, MA, USA: Kluwer, 1997.
- [13] J. Liang and T. D. Tran, "Fast multiplierless approximation of the DCT with the lifting scheme," *IEEE Trans. Signal Process.*, vol. 49, no. 12, pp. 3032–3044, Dec. 2001.
- [14] T. I. Haweel, "A new square wave transform based on the DCT," *Signal Process.*, vol. 81, no. 11, pp. 2309–2319, Nov. 2001.
- [15] K. Lengwehasatit and A. Ortega, "Scalable variable complexity approximate forward DCT," *IEEE Trans. Circuits Syst. Video Technol.*, vol. 14, no. 11, pp. 1236–1248, Nov. 2004.
- [16] R. J. Clarke, "Relation between the Karhunen-Loève and cosine transforms," in *IEE Proceedings F Communications, Radar and Signal Processing*, Nov. 1981, vol. 128, no. 6, pp. 359–360.
- [17] W. B. Pennebaker and J. L. Mitchell, *JPEG Still Image Data Compression Standard*. New York, NY, USA: Van Nostrand Reinhold, 1992.
- [18] N. Roma and L. Sousa, "Efficient hybrid DCT-domain algorithm for video spatial downscaling," *EURASIP J. Adv. Signal Process.*, vol. 2007, no. 2, pp. 30–30, 2007.
- [19] International Organisation for Standardisation, "Generic coding of moving pictures and associated audio information—Part 2: Video," 1994, ISO, ISO/IEC JTC1/SC29/WG11—Coding of Moving Pictures and Audio.
- [20] International Telecommunication Union, *ITU-T Recommendation H.261 Version 1: Video Codec for Audiovisual Services at kbits ITU-T*, Tech. Rep., 1990