High-Frequency AC Power Distribution System with a Cascaded Multilevel Inverter Based on Switched-Capacitor.

M.Sandeep  
MTech Student  
Department of EEE  
AnuBose Institute of Technology(ABIT)  
Paloncha, Khammam, India.

K.Aravinda Swamy  
Associate Professor  
Department of EEE  
AnuBose Institute of Technology(ABIT)  
Paloncha, Khammam, India.

ABSTRACT:
The increase of transmission frequency reveals more merits than low- or medium-frequency distribution among different kinds of power applications. High-frequency inverter serves as source side in high-frequency ac (HFAC) power distribution system (PDS). However, it is complicated to obtain a high-frequency inverter with both simple circuit topology and straightforward modulation strategy. A novel switched-capacitor-based cascaded multilevel inverter is proposed in this paper, which is constructed by a switched-capacitor frontend and H-Bridge backend. Through the conversion of series and parallel connections, the switched capacitor Front end increases the number of voltage levels. The output harmonics and the component counter can be significantly reduced by the increasing number of voltage levels. A symmetrical triangular waveform modulation is proposed with a simple analog implementation and low modulation frequency comparing with traditional multicarrier modulation. The circuit topology, symmetrical modulation, operation cycles, Fourier analysis, parameter determination, and topology enhancement are examined. An experimental prototype with a rated output frequency of 25 kHz is implemented to compare with simulation results. The experimental results agreed very well with the simulation that confirms the feasibility of proposed multilevel inverter.

Index Terms—Cascaded H-Bridge, high-frequency ac (HFAC), multilevel inverter, switched capacitor (SC), symmetrical phase shift modulation (PSM).

INTRODUCTION:
High-Frequency ac (HFAC) power distribution system (PDS) potentially becomes an alternative to traditional dc distribution due to the fewer components and lower cost. The existing applications can be found in computer, telecom, electric vehicle, and renewable energy micro grid. However, HFACPDS has to confront the challenges from large power capacity, high electromagnetic interference (EMI), and severe power losses. A traditional HFAC PDS is made up of a high-frequency (HF) inverter, an HF transmission track, and numerous voltage-regulation modules (VRM). HF inverter accomplishes the power conversion to accommodate the requirement of point of load (POL). In order to increase the power capacity, the most popular method is to connect the inverter output in series or in parallel. However, it is impractical for HF inverter, because it is complicated to simultaneously synchronize both amplitude and phase with HF dynamics. Multilevel inverter is an effective solution to increase power capacity without synchronization consideration, so the higher power capacity is easy to be achieved by multilevel inverter with lower switch stress.

Existing System:
The proposed circuit is made up of the SC frontend and cascaded H-Bridge backend. If the numbers of voltage levels obtained by SC frontend and cascaded H-Bridge backend are $N_1$ and $N_2$, respectively, the number of voltage levels is $2 \times N_1 \times N_2 + 1$ in the entire operation cycle.
Circuit Topology

Fig. 1 shows the circuit topology of nine-level inverter \((N_1 = 2, N_2 = 2)\), where \(S_1, S_2, S_{1a}, S_{2a}\) as the switching devices of SC circuits (SC1 and SC2) are used to convert the series or parallel connection of \(C_1\) and \(C_2\). \(S_{1b}, S_{1c}, S_{1d}, S_{2a}, S_{2b}, S_{2c}, S_{2d}\) are the switching devices of cascaded H-Bridge. \(Vdc1\) and \(Vdc2\) are input voltage. \(D_1\) and \(D_2\) are diodes to restrict the current direction. \(I_{out}\) and \(vo\) are the output current and the output voltage, respectively.

Proposed System:

The number of voltage levels can be further increased via two approaches. One is to increase the level number generated by SC circuit; the other one is to increase level number generated by cascaded H-Bridge. Thirteen-level inverters, as shown in Fig. 9, explain these two methods. A \(3 \times 2\) structure, as shown in Fig. 9(a), is derived by the enhancement of SC circuit, which needs 6 diodes, 4 capacitors, 14 switches, and 2 dc inputs. \(2 \times 3\) structure as shown in Fig. 9(b) is derived by the enhancement of H-Bridge circuit, which needs 3 diodes, 3 capacitors, 18 switches, and 3 dc inputs. It can be found that \(3 \times 2\) structure requires more diodes and capacitors than \(2 \times 3\) structure. However, the number of power switches in \(3 \times 2\) structure is less than that in \(2 \times 3\) structure. Because the traditional cascaded H-bridge needs 24 switches and 6 inputs to produce 13 voltage levels, the numbers of power switches and inputs are greatly decreased by proposed inverter. In order to accomplish the staircase output with \(4n + 1\) voltage levels, the component counts are compared in Table II.

Performance Evaluation

A. Simulation Evaluation

The simulation based on PSIM is performed for the proposed inverter. The waveforms of output voltage \(vo\), capacitor currents \((iC1, iC2)\) and capacitor voltages \((vC1, vC2)\) are shown in Fig. 10. The following parameters are used for low power simulation. The input voltage is \(Vin = 12\) V, the module 1 capacitor is \(C_1 = 100\) \(\mu\)F with 80 m\(\Omega\) ESR, the module 2 capacitor is \(C_2 = 220\) \(\mu\)F with 50 m\(\Omega\) ESR, the diodes \(D1\) and \(D2\) have 0.6 V forward voltage drop and 50 m\(\Omega\) internal on-state resistance, and the load resistance is \(Ro = 12\) \(\Omega\). The following parameters are used for
high-power simulation. The input voltage is $V_{in} = 100$ V, the module 1 capacitor is $C_1 = 300 \mu F$ with 30 MΩ ESR, the module 2 capacitor is $C_2 = 560 \mu F$ with 20 mΩ ESR, and the load resistance is $R_o = 12 \Omega$. The output frequency $f_s$ is 25 kHz. The waveforms of low power and high power are demonstrated in Fig. 10(a) and (b), respectively. It can be seen that the proposed inverter can work at higher power. $C_1$ and $C_2$ can be converted to resonant switched-capacitor topology easily, and hence the less power loss can be achieved in the front end SC stage.

Experimental Evaluation
An experimental prototype was implemented with output frequency of 25 kHz and output power of 50 W. The schematic of modulation circuit is shown in Fig. 12 that is made up of DFF, RSFF, NOT, and XOR. LM393 is a dual comparator operated at single voltage mode. The LOCMOS logic components consisting of HEF4013 (dual D flip-flop), HEF4070 (Quad 2-input XOR), HEF4081 (Quad 2-input AND gate), and HEF4069 (Hex Inverters) accomplish the symmetrical PSM. 5 V output in CMOS logic is magnified by boot-strap IC IR2113 to drive power switches. The schematic of power circuit is same as shown in Fig. 1. The switching devices are IRF540 MOSFETs with about 50 mΩ on-state resistances. Capacitor $C_1$ is 100 μF electrolytic capacitor with ESR 80 mΩ, while $C_2$ is 220 μF electrolytic capacitor with ESR 50 mΩ. $V_{in}$ is 12 V supplied by dc power supply KIKUSUI PAS40-9. The switching frequency of H-bridge backend is 25 kHz, while the switching frequency of SC frontend is 50 kHz. $R_o$ is 12 Ω resistive load.

CONCLUSION
In this paper, a novel SC-based cascaded multilevel inverter was proposed. Both 9-level and 13-level circuit topology are examined in depth. Compared with conventional cascaded multilevel inverter, the proposed inverter can greatly decrease the number of switching devices. A single carrier modulation named by symmetrical PSM, was presented with the low switching frequency and simple implementation. The accordant results of simulation and experiment further confirm the feasibility of proposed circuit and modulation method. Comparing with traditional cascade H-bridge, the number of voltage levels can be further increased by SC frontend. For instance, the number of voltage levels increases twice in half cycle of 9-level circuit, and the number of voltage levels increases three times in half cycle of 13-level circuit. With the exponential increase in the number of voltage levels, the harmonics are significantly cut down in staircase output, which is particularly remarkable due to simple and flexible circuit topology. Meanwhile, the magnitude control can be accomplished by pulse width regulation of voltage level, so the proposed multilevel inverter can serve as HF power source with controlled magnitude and fewer harmonics. This paper mainly analyzes nine-level and 13-level inverters.
REFERENCES:


[17] B. Axelrod, Y. Berkovich, and A. Ioinovici, “A cascade boost-switchedcapacitor converter—Two level inverter with an optimized multilevel output


**AUTHOR'S BIOGRAPHIES**

**Mr. M Sandeep**, PG Scholar and Completed B.Tech degree in Electrical & Electronics Engineering in 2012 from Jawaharlal Nehru Technological University, Hyderabad, presently pursuing M.Tech in “Power Electronics” in Anubose Institute of Technology, Paloncha, India.

**Mr. K Aravind Swamy** was born in 1988. He graduated from Jawaharlal Nehru Technological University, Hyderabad in the year 2009. He received M.Tech degree from Jawaharlal Nehru Technological University, Hyderabad in the year 2011. He is presently working as Assistant Professor in the Department of Electrical and Electronics Engineering at Anubose Institute of Technology, Paloncha, India.