

Industrial Monitoring System Using Zigbee with Multi-Processor Support



Macherla Monica

M.Tech (Embedded systems),
Aryabhata Institute of Technology
and Science.



Mastan Vali Shaik

Assistant Professor,
Department of ECE,
Aryabhata Institute of Technology
and Science.



C. Madhusudan

Assistant Professor & HOD,
Department of ECE,
Aryabhata Institute of Technology
and Science.

Abstract:

This paper is an ARM based architecture designed for the purpose of data transmission between two controlling units through IWSN without collision. Embedded is a Process which will be done between hardware and application. Here, the data transmitter form source to destination through wireless communication. The project deals with the data transmission between two units in the exact time without any collision. The data transmission time is increased with the protocol standard. One of the section runs with LPC2148 as master node and another as also LPC2148 data acquisition node to which sensors are connected. Data acquisition node uses the ARM. Communications between two nodes (hardware and application) are accomplished through IEEE 802.15.4.

Index-terms:

ARM processor, ZIGBEE module, sensors, LCD, loads.

I. INTRODUCTION:

An enforced Wireless HART stack has well-ried the Feasibility of the projected design is for sensible product style. And future challenges yet as suggestions to plain improvement area unit mentioned. This is essential to reduce the possibility of and to meet the critical requirement of timing determinism of industrial applications. To do this, all the nodes must be synchronized precisely, i.e. the jitter of synchronization should be much smaller than the length of time slot. Also, the stack designer must guarantee that the node can finish everything within the time slot.

Such timing critical requirement has become one of the primary challenges to design the protocol stacks. Firstly, it is challenging to finish the complicated tasks within such a short timeslot by the processor with limited resource (clock frequency, memory, energy supply, etc.). Secondly, the IWSN stacks are often only a part of the timing critical tasks that the At the same time, the rapidly increasing complexity and other specific requirements of industrial systems have made it necessary to adopt the real time operation system in the IWSN stacks. However, the adoption of RTOS and support of multiprocessor have made it more challenging to guarantee the timing integrity. An optimized architecture is needed, but existing study on this topic is insufficient. Nowadays, periodic transmission of accurate and reliable measurements is central to safe, efficient and economic operation of Nuclear Power Plants and large scale industries for specific application. Various sensors are being used for measuring the temperature, IR etc.

These sensor values must be in real time and accurate in order to avoid faults. Hence, processor used which can read data in parallel and in real time with high speed on multiple different sensor data rate. The measured values are sent using Zigbee to the monitoring station and then sent. Then the measured values are compared with the threshold value. In case of mismatch the workers will be informed to take corrective measures. This is a new approach using processor in order to avoid serious disasters in nuclear power plants and large scale industries. Here we are connected two sensors, whenever temperature values exceeds the predefined values automatically fan will ON, buzzer ON and display on LCD. When IR sensor alert is occur immediately receiver side display on LCD.

II. BLOCK DIAGRAM:
Slave node:




Figure-1: block diagram of slave node

Master node:




Figure-2: block diagram of master node

III. RELATED WORK:

3.1 ARM processor:

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of micro programmed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core. Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory. The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue. The key idea behind Thumb is that of a super-reduced instruction set.

The monitoring unit is placed near the machines and also monitoring place far away from the place. The monitoring unit consists of sensors, micro controller and Zigbee. The measured sensor values of the plant or industry are sent to the controller and they are transmitted to another side via Zigbee. Here both sides we are using LPC2148 processor only using this is the speed of the processor is high compare to the existing method.

IV. RESULTS:




Figure-5: Hardware implementation of master node




Figure-6: Hardware implementation of slave node

V. CONCLUSION:

In Future ARM architecture supports the wireless sensor Network architecture. In this advantage of Wireless HART Stack implemented on a lowest cost two processor platform. In The current Situation, we have analyzed, a huge amount of Messages are transmitted between layers. Reduce the Possibility of collision (and thus increase the communication Reliability), and to meet the critical requirement of timing Determinism of industrial applications. This is essential to Reduce the possibility of collision (and thus increase the Communication reliability), and to meet the critical Requirement of timing determinism of industrial applications.

VI. REFERENCES:

[1] S. Ajaz, M. Asim, M. Ozair, M. Ahmed, M. Siddiqui, Z. Mushtaq, —Autonomous Vehicle Monitoring & Tracking System, SCONEST 2005, pp. 1 – 4, 2005.

[2] Joseph A. O’Sullivan, Robert Pless, —Advances in Security Technologies: Imaging, Anomaly Detection, and Target and Biometric Recognition, Microwave Symposium IEEE/MTT-S International Volume, Page(s):761 – 764, 2007.

[3] Viola P, Jones M, —Rapid Object Detection using a Boosted Cascade of Simple Features Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, p511, 2001.

[4] Lienhart R, Kuranov A, Pisarevsky, —Empirical analysis of detection cascades of boosted classifiers for rapid object detection Technical report, MRL, Intel Labs, 2002.

[5] Viola P, Jones M, —Fast and robust classification using asymmetric AdaBoost and a detector cascade NIPS 14, 2002.

[6] Goldberg D.E, —Genetic algorithms in search, optimization, and machine learning Addison-Wesley, 1989.

[7] Xusheng Tang, Zongying Ou, Tieming Su, Pengfei Zhao, —Cascade AdaBoost Classifiers with Stage Features Optimization for Cellular Phone Embedded Face Detection System Advances in Natural Computation, p. 688, 2005.

[8] Jianxin Wu, M. D. Mullin, J. M. Rehg, —Linear Asymmetric classifier for cascade detectors, Conf Machine Learning, 2005.

[9] PU Han-lai, LING Ming, —Performance Oriented Customization of On-Chip Memory Capacity Journal of Applied Sciences, p. 364, 2005.

[10] Zhang Yu, —Research on High Level Model and Performance Estimation Southeast University PHD thesis, 2007