

## **A New Control Scheme for the FCI by Using Dynamic Voltage Restorer**

**V.Sreelekha**

M.Tech Student,  
Department of EPS,  
Jawaharlal Nehru Institute of  
Technology (JNIT).

**T.Venu Gopal**

Assistant Professor,  
Department of PE,  
Jawaharlal Nehru Institute of  
Technology (JNIT).

**Ch.Satyanarayana**

Associate Professor,  
Department of PE,  
Jawaharlal Nehru Institute of  
Technology (JNIT).

### **Abstract:**

The paper presents a control scheme for the purpose of interrupting the fault current by the DVR (Dynamic Voltage Restorer) which is present on down-stream side of the DVR. The control scheme provides compensation for the voltage sags. PLL is not required in this scheme and it can control the magnitude and phase angle of the injected voltage independently.

To estimate the magnitude and phase of the measured voltages, FLES digital filters are used. These are capable of to reduce the impacts of noise and harmonics. The simulation is performed in the MATLAB/simulink software. The proposed scheme i) can interrupt the fault-current within two cycles ii) limits the dc link voltage rise so that no restrictions iii) gives satisfactory operation under arcing fault conditions also iv) can interrupt the fault current under low dc link voltage conditions.

### **Index Terms:**

Dynamic voltage restorer (DVR), fault current interrupting, multiloop control.

### **I. INTRODUCTION:**

DVR is used to counteract voltage sags by injecting controlled three-phase ac voltages in series with the supply voltage and to enhance the quality of voltage by adjusting voltage magnitude, wave shape and phase angle [3]-[6]. In general, DVR is bypassed during downstream fault in order to protect the components of the DVR against the high fault currents [9]-[11].

A control scheme for DVR to function as fault current limiter is provided in [9]. The main drawback of this scheme is that the dc link voltage rise due to real power absorption. The dc link voltage rise can be mitigated at the cost of a slow decaying dc fault current component using the methods proposed in [7] and [12]. To overcome the limitations which are mentioned above, this paper introduces a control strategy for DVR such that voltage sag compensation under balanced and unbalanced conditions and a function of interrupting the fault current.

The former function has been presented in and the latter is in this paper. Limiting fault current by the DVR disables the main and backup protection (e.g. over current relay). This can result in prolonging the duration of fault. Thus, it is preferred to reduce the fault current to zero and send a trip signal to the upstream relay.

FCI function requires 100% voltage injection capability. Thus, power ratings of the series transformer and the VSC would be three times the conventional DVR. This would result in more expensive DVR system. Economic feasibility of such a DVR depends on the importance of the load protected by the DVR and the cost of DVR itself.

The performance of the proposed control strategy is evaluated through simulation in MATLAB/Simulink. The results indicate that the proposed scheme i) can interrupt the fault current within two cycles ii) limits the dc link voltage rise so that no restrictions iii) gives satisfactory operation under arcing fault conditions also iv) can interrupt the fault current under low dc link voltage conditions.

**II. PROPOSED SYSTEM:**

Fig. 1 represents a single-line diagram of the test system which is used to evaluate the performance of the proposed DVR control system under different fault conditions, in the MATLAB/Simulink software. A 525 kVA DVR system is installed on the 0.4 kV feeder, to protect a 500-kVA, 0.90 lagging power factor load against voltage sags.




Fig. 1. Single-line diagram of the system used for simulation studies.

**THE BASIC ELEMENTS OF A DVR:**

- Converter; The converter is most likely a Voltage Source Converter (VSC), which Pulse Width modulates (PWM) the DC from the DC-link/storage to AC-voltages injected into the system.
- Line-filter; The line-filter is inserted to reduce the switching harmonics generated by the PWM VSC.
- Injection transformer; In most DVR applications the DVR is equipped with injection transformers to ensure galvanic isolation and to simplify the converter topology and protection equipment.
- DC-link and energy storage; A DC-link voltage is used by the VSC to synthesize an AC voltage into the grid and during a majority of voltage dips active power injection is necessary to restore the supply voltages.
- By-pass equipment; During faults, overload and service a bypass path for the load current has to be ensured.




Fig. 2. Schematic diagram of a DVR with a line-side harmonic filter.

**III. CONTROL STRATEGY:**




Fig. 3. Per-phase block diagram of the DVR control system in FCI mode.

The DVR converter consists of three independent H-bridge VSCs that are connected to a common DC link capacitor. These VSCs are connected in series to the supply grid. The control scheme consists of three independent and identical controllers' one for each VSC of the DVR.

Assume

- supply voltage  $v_s = V_s$
- load voltage  $v_l = V_l$
- injected voltage  $v_{inj} = v_l - v_s = V_{inj}$

For the estimation of magnitudes and phase angles of the phasors corresponding to  $v$  and  $v_{inj}$ , two identical least error squares filters are used.

**VOLTAGE PHASOR CONTROL SYSTEM:**

In the FCI operation mode, the required injected voltage phasor is equal to the source voltage phasor but in phase opposition. The performance in terms of transient response, speed and steady-state error is enhanced by independent control of the magnitude and phase.

The steady-state errors of magnitude and phase of the injected voltage can be eliminated by using two PI controllers (C1 and C2). Parameters of each controller are determined to achieve a fast response with zero steady-state error. The output of voltage phasor control system is a reference phasor  $V^*_{inj}$ . The magnitude and phase angle of  $V^*_{inj}$  are independently calculated and passed through a limiter. The resulting magnitude and phase angle are converted to the sinusoidal signal  $V^*_{inj}$  and is given as a reference signal to the instantaneous voltage control.

### INSTANTANEOUS VOLTAGE CONTROL SYSTEM:

Under ideal conditions, voltage sag compensation is done if the output of the output of the phasor based controller  $V^*_{inj}$  is directly fed to the SPWM unit. However, resonances of harmonic filter can't be eliminated. Therefore, to improve dynamic response and stability of the DVR, an instantaneous injected voltage controller and a harmonic filter capacitor current controller are used to attenuate resonances. The generated reference signal  $V^*_{inj}$  is compared with the measured injected voltage  $V_{inj}$  and the error is fed to the voltage controller. The output of the voltage controller  $i^*_{cap}$  acts as a reference signal for the filter capacitor current control loop. This  $i^*_{cap}$  is compared with the measured capacitor current  $i_{cap}$ , and error is fed to the current controller.

The steady state error of the system is fully eliminated by the PI controller in the outer control loop. Therefore, there is no need for higher order controllers in the inner control loop. If a large value of  $k_v$  is used, it results in amplification of the DVR filter resonance and has adverse impact on the system stability [18]. Thus, the transient response of the DVR is enhanced by feed forward loop and a small proportional gain is utilized as the voltage controller. A large  $k_c$  damps the harmonic resonance but it is limited by practical considerations. Therefore the lowest value of the proportional gain which can effectively damp the resonances is used. The output of the current controller is added to the feed forward voltage to derive the signal for the PWM generator. In FCI mode, the injected voltage phasor should be equal to the source voltage phasor but in opposite direction.

The voltage phasor control block consists of two PI controllers (C1 and C2) that are used to eliminate steady state errors of the magnitude and phase of the injected voltage. The output phasor of this block is  $V^*_{inj}$ . To make the injected voltages free from the effect of dc-link voltage variations,  $V^*_{inj}$  normalized by  $V_{dc}$ . Ideally voltage sag can be compensated effectively if the output of voltage phasor control is directly fed to the sinusoidal pulse width modulation (SPWM) unit. However, resonances of harmonic filter can't be eliminated. Therefore to improve transient stability and dynamic response of DVR, an instantaneous injected voltage controller and a harmonic filter capacitor current controller are used to attenuate resonances. The generated reference signal for  $V^*_{inj}$  is compared with the measured injected voltage  $V_{inj}$  and error is given to voltage controller.

### IV SIMULATION RESULTS:




Fig 4 Mat lab simulation circuit

### THREE PHASE FAULT WAVEFORMS WHEN THE DVR IS INACTIVE




Fig.5 (a) Voltages at Bus3






Fig.5 (b) Fault currents, during downstream 3-ph fault when the DVR is inactive (bypassed).

**THREE PHASE DOWNSTREAM FAULT WAVEFORMS**




Fig.6 (a) Injected voltages.




Fig.6 (b) Source voltages




Fig.6 (c) Load voltages.




Fig.6 (d) Line currents.




Fig.6 (e) DC-link voltage, during the three-phase downstream fault.

**PHASE TO PHASE FAULT WAVEFORMS WHEN DVR INACTIVE**




Fig.7 (a) Voltages at Bus3.




Fig.7 (b) Fault currents, during downstream phase-phase fault when the DVR is inactive (bypassed).

**PHASE TO PHASE DOWNSTREAM FAULT**

**WAVEFORMS**




Fig.8 (c) Load voltages.




Fig.8 (a) Injected voltages.




Fig.8 (d) Line currents.




Fig.8 (b) Source voltages.




Fig.8 (e) DC-link voltage, during the phase-to-phase downstream fault.

**SINGLE PHASE TO GROUND FAULT WAVEFORMS WHEN DVR INACTIVE**




Fig.9 (a) Voltages at Bus3.




Fig.10 (b) Source voltages.



Fig.9 (b) Fault currents, during phase-to-ground  
downstream fault when DVR is inactive




Fig.10 (c) Load voltages.

**SINGLE PHASE TO GROUND DOWNSTREAM FAULT WAVEFORMS**




Fig.10 (a) Injected voltages.




Fig.10 (d) Line currents.




Fig.10 (e) DC-link voltage, during the single-phase-to-ground downstream fault.



**SINGLE PHASE TO GROUND ARCING FAULT WHEN  
DVR IS INACTIVE**




Fig.11 (a) Voltages at Bus3.




Fig.11 (b) Fault currents, during phase-ground  
downstream fault when DVR is bypassed.

**EFFECT OF THE FAULT V-I CHARACTERISTICS  
WAVEFORMS**




Fig.12 (a) Injected voltages.




Fig.12 (b) Source voltages.




Fig.12 (c) Load voltages.




Fig.12 (d) Line currents.




Fig.12 (e) DC-link voltage, during the single-phase-  
to-ground downstream arcing fault.

**SIMULTANEOUS FCI OPERATION AND SAG COMPENSATION WAVEFORMS**




Fig.13 (a) Source voltages




Fig.13 (b) Load voltages.




Fig.13 (c) Line currents.




Fig.13 (d) DC-link voltage, during phase-A to ground downstream fault which takes place during sag compensation in phases A and B.




Fig.14 (a) Line current of phase-A




Fig.14 (b) dc-link voltage, for different initial values of the dc-link voltage, during downstream phase-A-to-ground fault.

**V. CONCLUSION:**

In this paper, the simulation of a DVR is done using MATLAB SIMULINK software. Thus it became easier to construct the large distribution network and analyse the performance DVR under different fault conditions. The controlling of DVR is done with the help of PI controller. The simulation results clearly showed the performance of the DVR in improving the quality of voltage due to faults in distribution system. DVR is one of the fast and effective custom power device has shown the efficiency and effectiveness on voltage sag and swell compensation hence it makes DVR to be an effective power quality improvement Device. This has been proved through simulation implementation.



## REFERENCES:

- [1] Firouz Badrkhani Ajaei, Student Member, IEEE, Shahrokh Farhangi, and Reza Iravani, Fellow, IEEE, "Fault Current Interruption by the Dynamic Voltage Restorer", IEEE Transactions on Power Delivery, Vol. 28, No. 2, April 2013.
- [2] N. G. Hingorani, "Introducing custom power," IEEE Spectr., vol. 32, no. 6, pp. 41–48, Jun. 1995.
- [3] J. G. Nielsen, F. Blaabjerg, and N. Mohan, "Control strategies for dynamic voltage restorer compensating voltage sags with phase jump," in Proc. IEEE APEC', 2001, pp. 1267–1273.
- [4] G. J. Li, X. P. Zhang, S. S. Choi, T. T. Lie, and Y. Z. Sun, "Control strategy for dynamic voltage restorers to achieve minimum power injection without introducing sudden phase shift," Inst. Eng. Technol. Gen. Transm. Distrib., vol. 1, no. 5, pp. 847–853, 2007.
- [5] S. S. Choi, B. H. Li, and D. M. Vilathgamuwa, "Design and analysis of the inverter-side filter used in the dynamic voltage restorer," IEEE Trans. Power Del., vol. 17, no. 3, pp. 857–864, Jul. 2002.
- [6] B. H. Li, S. S. Choi, and D. M. Vilathgamuwa, "Design considerations on the line-side filter used in the dynamic voltage restorer," Proc. Inst. Elect. Eng., Gen. Transm. Distrib., vol. 148, no. 1, pp. 1–7, Jan. 2001.
- [7] S. S. Choi, B. H. Li, and D. M. Vilathgamuwa, "Dynamic voltage restoration with minimum energy injection," IEEE Trans. Power. Syst., vol. 15, no. 1, pp. 51–57, Feb. 2000.
- [8] Y. W. Li, D. M. Vilathgamuwa, P. C. Loh, and F. Blaabjerg, "A dual functional medium voltage level DVR to limit downstream fault currents," IEEE Trans. Power. Electron., vol. 22, no. 4, pp. 1330–1340, Jul. 2007.
- [9] Y. W. Li, D. M. Vilathgamuwa, F. Blaabjerg, and P. C. Loh, "A Robust control scheme for medium-voltage-level DVR implementation," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2249–2261, Aug. 2007.
- [10] S. S. Choi, T. X. Wang, and D. M. Vilathgamuwa, "A series compensator with fault current limiting function," IEEE Trans. Power Del., vol. 20, no. 3, pp. 2248–2256, Jul. 2005.

## AUTHORS DETAILS:

**V. REELEKHA** Received B.Tech degree from BHOJ REDDY ENGINEERING COLLEGE FOR WOMEN Saidabad, Hyderabad, Telangana in 2012. and currently pursuing M.Tech in Electrical power system at JAWAHARLAL NEHRU INSTITUTE OF TECHNOLOGY Mangalpally-Patelguda (V), Ibrahimpatnam (M), Rangareddy (D), Hyderabad, Telangana. My area of interest in electrical power system.

**T. Venu Gopal** Obtained his B.Tech (EEE) degree from J.B. INSTITUTE OF ENGINEERING AND TECHNOLOGY (JBIT), moinabad, Hyderabad Telangana in 2009. M.Tech (Power Electronics) from SCIENT INSTITUTE OF TECHNOLOGY in 2013. He has been working as an assistance professor in dept. of EEE at Jawaharlal Nehru Institute of Technology (JNIT) since 2013. His areas of interest include power system operation & control, distribution studies and Machines. He is having 2 years teaching experience.

**Ch. Satyanarayana** Obtained his B.Tech (EEE) from SINDHURA COLLEGE OF ENGINEERING & TECHNOLOGY in 2006, M.Tech. (Power Engineer) from SCIENT INSTITUTE OF TECHNOLOGY in 2012. He worked as Asst. Prof. Tudi Ram Reddy Institute of Technology & Sciences. He has been working as an Associate Professor in dept. of EEE at Jawaharlal Nehru Institute of Technology. He stood First at Mandal level in S.S.C. His areas of interest Power Systems-1, Electrical Circuits, Network Theory, Control Systems, Electrical Measurements, Electrical Distribution Systems. He is having 8 years teaching experience.