

A Peer Reviewed Open Access International Journal

## A Review on Primitive Components of Reversible Logic Gates for Synthesis

M.Ranjith Reddy, M.Tech Assistant Professor, Siddartha Institute of Technology & Science. Siri Chandana.G M.Tech, Siddartha Institute of Technology & Science.

#### Abstract:

In this paper a primitive components of reversible logic gates are synthesized. The development in the field of nanometer technology leads to minimize the power consumption of logic circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less dissipation of heat and low power consumption. On the other hand, reversible logic circuits can decrease energy dissipation theoretically to zero. Thus power consumption is a prime target now days. Needless to say, researchers will now look at reversible logic in this vein. Primitive component of reversible logic synthesis are reversible logic gates. Thus it is very important for a new researcher to look into extensive literature survey of reversible logic gates. Many papers have been reported with review of reversible logic gates. This paper aims on updates in reversible logic gates which are stepping stones in design and synthesis of any complex reversible logic based synthesis.

#### **Keywords:**

Reversible; Power consumption; Primitive component; Optimization metrics.

#### I. INTRODUCTION:

The growing technologies have increased the demand of high performance computing. According to G. Moore's low [1], number of transistor counts to be integrated per unit area in devices will almost double in one and half year. To achieve high speed computation, high packaging density in the logic circuits is required which results in more heat dissipation. The conventional computing is found unable to deal with low power, high compaction and heat dissipation issues of the current computing environment. Recently, it has been applied to cryptography [2-10]. A circuit (gate) is called reversible if there is a one-toone correspondence between its inputs and outputs. Research on reversible logic circuits is motivated by advances in quantum computing, nanotechnology and low-power design. Therefore, reversible logic synthesis has been intensively studied recently. The attention is focused mainly on the synthesis of circuits built from the NCT library of gates, i.e. NOT, CNOT and Toffoli gates. Classical gates like two input AND, OR, NAND, NOR, XOR and XNOR are irreversible as we can't uniquely reconstruct input states from output states. Here two bit input state is mapped to one bit output state leads to erasure of one bit and consequently loss of energy. We can avoid this energy loss by mapping n bit input states to n bit output states so that input states can be uniquely recovered from output states and under such circumstances, a gate is said to be reversible.

#### **II. BASIC PREMILIRIES :**

Quantum gates or reversible gates differ from Classical gates in a way that a) quantum gates work on qubits rather than bits b) feedbacks are not permitted in reversible logic circuits made with reversible logic gates so called acyclic and c) there is no fan out allowed means several copies of qubits are not allowed. It is very important to know that out of four 1\*1 one qubit gates; only two are reversible i.e. trivial gate and not gate. Similarly out of 256 possible 2\*2 two qubit gates; only 24 are reversible as shown in table 1.



A Peer Reviewed Open Access International Journal

# Table 1: Representation of all possible existing 242\*2 reversible logic gates

Revers ible gate	Р	Q	Reversi blegate	Р	Q	Re ve rsi ble gate	Р	Q	Reversi ble gate	Р	Q
1	Α	В	7	А⊕в	в	13(Fey nman Gate)	Α	А⊕в	18	А⊕В	B
2(Swa p Gate)	В	A	8	В	Ā	14	В	A⊕ B	20	А⊕В	Ā
3	А⊕в	В	9	Ā	A⊕ B	15	A⊕ B	Λ	21	Ā	В
4	Α	A⊕ B	10	В	Ā	16	B	A 🕀 B	22	Ā	В
5	A⊕ B	A	11	A⊕ B	В	17	Α	B	23	А⊕В	Ā

#### **III. NCV GATE LIBRARY:**

NCV gate library contains following set of quantum gates i.e. NOT gate, CNOT gate and controlled V and controlled V+ gates. Controlled V and controlled V+ gates are basically types of controlled square root of NOT gates. In both of these gates, when control input is 0 then second input is propagated as it is to output, Two V gates in series operation becomes CNOT gate or inverter. Similarly two V+ gates activated in series operation becomes CNOT or inverter gate and one V and another V+ gate in series operation become an Identity gate or buffer. Here block diagram of a 2\*2 reversible gate is presented in Fig.1.1 with A and B as input and P and Q as output. Here quantum implementation of NOT gate, CNOT gate and Controlled V and controlled V+ gates is given in Fig 1.2, Fig 1.3, Fig 1.4 and Fig 1.5 respectively .Quantum implementation of integrated qubit gates can be implemented by cascading quantum implementation of CNOT gate with controlled V gate or with controlled V+ gate.



#### **IV. PREMITIVE REVERSIBLE LOGIC GATES**

There exist 16777216 different 3\*3 three qubit gates however number of reversible 3\*3 gates is much smaller i.e.40320.

Volume No: 4 (2017), Issue No: 7 (July) www.ijmetmr.com Here fundamental 3\*3 Reversible logic gates and other popular 3\*3 reversible logic gates are described in Table 2 and Table 3 respectively with their logic expression, quantum cost, special feature respectively.

Gate	cation	Lapresson	m Cost		Quantum Induction
Toffoli/CCNOT Gate[3]	3*3	P = A Q = B R = AB⊕C	5	Universal Reversible Logic Gate	A P B Q Q C V V A R Fig.16: Quantum implementation of routfoli Gase
Fredkin Gate/CSWAP Gate[4]	3*3	P = A $Q = \overline{A}B \bigoplus AC$ $R = \overline{A}C \bigoplus AB$	5	Universal Reversible Logic Gate, Parity Preserving Reversible Logic Gate	A P a V V V A c V V A rg12. Gastas replearation of Iradia Gas
Peres Gate/NTG[5]	3*3	P = A Q = A ⊕ B R = AB⊕C	4	Lowest Quantum Cost	A p B V V V s Fig 1.8: Quantum implementation of Arres Gate
Double Feyn man Gate[6]	3*3	P = A Q = A⊕B R = A⊕C	2	Parity Preserving Reversible Logic Gate	A p B 0 0 C n Fig 1.9: Question Indenentation of devide Feynmen Gate

#### Table 2: Fundamental 3\*3 Reversible Logic gates

#### Table 3: Other popular 3\*3 Reversible Logic Gates

Reversible	Specificatio	Expression	Quantu	Feature	
Logic Gate	n	-	m Cost		
BJN/MTG Gate[7]	3*3	$P = A$ $Q = B$ $R = (A + B) \bigoplus C$	5	Universal Logic Gate, Used for FAN OUT	A P B Q Q C V V S Fig 1.10: Question implementation of BN Gate
YAG/UPG Gate[8]	3*3	Р = А Q = (А∯В)⊕(АВ⊕С) R = АВ⊕С	4	AND,NAND,OR,NO R	A P a Q c V V V A A Fig 111: Quantum trajhomentation of UPD Sate
RC -I G at e[9]	3*3	P = A Q = ĀB⊕C R = AB⊕C	4	1 bit comparator	A P a Q c P Fig 112: Quantum Implementation of RC + Oute
RMUX 1 Gate[10]	3*3	P = A Q = ĀB+AC R = ĀC + AB	4	Multiplexer	A P B V V V O C Ount with Implementation of RMURI Gate
RMUX2 Gate[10]	3*3	$P = A$ $Q = \overline{A}B + AC$ $R = (A \bigoplus B) \bigoplus C$	4	Multiplexer	A P 0 V V Q c Fig.1.4: Quantum implementation of RM/X2
TR Gate(TRG)[11 ]	3*3	P - A Q - A⊕B R = A B⊕C	4	Subtract or	A P Q C V V A Fig 1.15: Coantum implementation of <sup>177</sup> Costs
MFRG Gate[12]	3*3	P – A Q – AB ⊕ AC R = AC ⊕ AB	4	Universal Logic Gate with reduced quantum cost	

July 2017



A Peer Reviewed Open Access International Journal

To justify quantum cost; Quantum implementation of logic gates is also given. Table 4 describes all popular 4\*4 reversible logic gates and to justify quantum cost, quantum implementation is also given. Table 5 describes 5\*5 reversible logic gates and to justify quantum cost, quantum implementation is also given.

Revensible Logic Gate	Spe dification	Expression	Quantum Cost	Feature	
Double Peres/MTSG Gate/DPG/PFAG[13]	4*4	$ \begin{array}{l} P = A \\ Q = A \bigoplus B \\ R = A \bigoplus B \bigoplus C \\ S = [A \bigoplus B]C \bigoplus AB \bigoplus D \end{array} $	6	Revenible Full Adder Gate	A P Q Q Q Q Q Q Q Q Q Q Q Q Q
HNG Gate[14]	4*4		6	Reversible Adder	A P C C C C C C C C C C C C C
MRG Gate [15]	4*4	P - A Q = A ⊕ B R = A ⊕ B ⊕ C S - (AB ⊕ D) ⊕ ((A ⊕ B) ⊕ C)	6	OR,NOR,XOR,XNOR	A C Fig 1.12: Countor treferentials of MMG date
PAOG Gate[15]	4•4	P = A Q = A ⊕ B R - AB⊕C S = (AB⊕C)⊕((A⊕ B)⊕D)	6	OR,NOR,AND,NAND	A P A A A A A A A A A A A A A A A A A A
RC- <b>ii</b> Gate [9]	4*4	P - A Q - ⊼B⊞D R - A⊕B⊕C S - AB⊕D	5	Reversible sign lat comparator	A P c Q c V V V S Fig 122 Outline hydroceterion of K 4 Oute
RC Gate[15]	4*4	P=A Q-(A⊕ B)⊕(B⊕AB) R-B⊕C⊕AB S-A⊕B⊕ D	5	Comp arator	A p c v v v v a r k 122. Guartum implementation of RC Gate

#### Table 4: Popular 4\*4 Reversible Logic Gates

#### Table 5: 5\*5 Reversible Logic Gate

Reversible Logic	Specification	Expression	Qu	Feature	
Gate			ant		
			um		
			Cos		
			t		
Morrison Gate [15]	5*5	$\begin{array}{l} P = A \\ Q = A \bigoplus B \\ R = (A \bigoplus B) \bigoplus C \\ S = AB \bigoplus D \\ T = ((A \bigoplus B) \bigoplus E   \bigoplus (AB \bigoplus D) \end{array}$	7	ORAND	A P A A A A A A A A A A A A A A A A A A

#### **V. SIMULATION RESULTS**

All the synthesis and simulation results of the proposed 5x5(Morrison) Reversible Logic Gates are performed using Verilog HDL. The synthesis and simulation are performed on Xilinx ISE 14.7. The corresponding simulation results of the proposed 5x5(Morrison) Reversible Logic Gates are shown below.



Figure 2: RTL schematic of Top-level of proposed 5x5(Morrison) Reversible Logic Gate



Figure 3: RTL schematic of Internal block of proposed 5x5(Morrison) Reversible Logic Gate



Figure 4: Technology schematic of Internal block of proposed 5x5(Morrison) Reversible Logic Gate

Volume No: 4 (2017), Issue No: 7 (July) www.ijmetmr.com



A Peer Reviewed Open Access International Journal



Figure 5: Synthesis report of proposed 5x5(Morrison) Reversible Logic Gate



Figure 6: Test Bench for proposed 5x5(Morrison) Reversible Logic Gate



#### Figure 7: simulated outputs for proposed 5x5(Morrison) Reversible Logic Gate

#### **VI. CONCLUSION:**

In this paper all the 2x2, 3x3, 4x4 and 5x5 reversible logic gates for synthesis coded in Verilog HDL. All the synthesis and simulations are evaluated on Xilinx ISE 14.7.

This paper aims not only on updates in reversible logic gates with their expressions, special features and quantum cost but also on their quantum implementation to justify quantum cost which are stepping stones in design and synthesis of any complex reversible logic based synthesis. A new researcher may begin with basics of reversible logic gates and implement optimum reversible logic circuit based on various optimization metrics like ancillary inputs, garbage outputs, quantum cost.

#### **REFERENCES:**

[1]R. Landauer, "Irreversibility and Heat Generation in the Computational Process," IBM Journal of Research and Development, vol. 5, pp. 183-91, 1961.

[2]C. Bennett, "Logical Reversibility of Computation," IBM Journal of Research and Development, vol. 17, pp. 525-532,1973.

[3] Toffoli, Tommaso," Reversible computing". Springer Berlin Heidelberg, 1980.

[4]E. Fredkin and T. Toffoli, "Conservative Logic," International Journal of Theoretical Physics, vol. 21, pp. 219-53, 1980.

[5]A. Peres, "Reversible Logic and Quantum Computers," Physical Review, vol. 32, iss. 6, 1985, pp 3266-3276.

[6]Parhami, Behrooz. "Fault-tolerant reversible circuits."Signals, Systems and Computers, 2006.ACSSC'06.Fortieth Asilomar Conference on.IEEE, 2006.

[7]Thapliyal, Himanshu, and A. Prasad Vinod. "Design of reversible sequential elements with feasibility of transistor implementation." Circuits and Systems, 2007.ISCAS 2007.IEEE International Symposium on.IEEE, 2007.

Volume No: 4 (2017), Issue No: 7 (July) www.ijmetmr.com

**July 2017** 



A Peer Reviewed Open Access International Journal

[8]Moallem, Payman, et al. "Optimized reversible arithmetic logic units." Journal of Electronics (China) 31.5,pp. 394-405,2014.

[9]F. Sharmin, R. K. Mitra, R. Hasan, and A. Rahman, "Low cost reversible signed comparator," International Journal, 2013.

[10]Morrison, Matthew, Matthew Lewandowski, and NagarajanRanganathan. "Design of a tree-based comparator and memory unit based on a novel reversible logic structure." VLSI (ISVLSI), 2012 IEEE Computer Society Annual Symposium on.IEEE, 2012.

[11]Thapliyal, Himanshu, and NagarajanRanganathan. "Design of efficient reversible binary subtractors based on a new reversible gate." VLSI, 2009.ISVLSI'09.IEEE Computer Society Annual Symposium on.IEEE, 2009.

[12] Nagamani, A. N., H. V. Jayashree, and H. R. Bhagyalakshmi. "Novel low power comparator design using reversible logic gates."Indian J. Comput. Sci. Eng 2.4 pp. 566-574.,2011.

[13]Moraga, Claudio, and Fatima Z. Hadjam."On double gates for reversible computing circuits."Proc. Intl. Workshop on Boolean Problems. 2012.

[14]Haghparast, Majid, et al. "Design of a novel reversible multiplier circuit using HNG gate in nanotechnology." World Appl. Sci. J. 2008.

[15]Morrison, Matthew, and NagarajanRanganathan. "Design of a reversible ALU based on novel programmable reversible logic gate structures." VLSI (ISVLSI), 2011 IEEE Computer Society Annual Symposium on.IEEE, 2011.

**July 2017**