

A Peer Reviewed Open Access International Journal

FIR Filter Architecture for High Performance Fixed and Reconfigurable Applications

Mogili Srinivasa Rao sinivasa.btech@gmail.com Eluru College of Engineering & Technology.

V Rama Rao rams404@gmail.com Eluru College of Engineering & Technology.

ABSTRACT

Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant multiplications (MCM) technique that results in significant saving of computation. However, transpose form configuration does not directly support the block processing unlike direct form configuration. In this paper, we explore the possibility of realization of block FIR filter in transpose form configuration for areadelay efficient realization of large order FIR filters for both fixed and reconfigurable applications. Based on a detailed computational analysis of transpose form configuration of FIR filter, we have derived a flow graph for transpose form block FIR filter with optimized register complexity. A generalized block formulation is presented for transpose form FIR filter. derived a general multiplier-based have We architecture for the proposed transpose form block filter for reconfigurable applications. A low-complexity design using the MCM scheme is also presented for the block implementation of fixed FIR filters. The proposed structure involves significantly less area delay product (ADP) and less energy per sample (EPS) than the existing block implementation of direct-form structure for medium or large filter lengths, while for the short-length filters, the block implementation of direct-form FIR structure has less ADP and less EPS than the proposed structure.

INTRODUCTION

Finite-Impulse response (FIR) digital filter is widely used in several digital signal processing applications, such as speech processing, loud speaker equalization, echo cancellation, adaptive noise cancellation, and various communication applications, including softwaredefined radio (SDR) and so on [1]. Many of these applications require FIR filters of large order to meet the stringent frequency specifications [2]–[4]. Very often these filters need to support high sampling rate for high-speed digital communication [5]. The number of multiplications and additions required for each filter output, however, increases linearly with the filter order. Since there is no redundant computation available in the FIR filter algorithm, real-time implementation of a large order FIR filter in a resource constrained environment is a challenging task. Filter coefficients very often remain constant and known *a priori* in signal processing applications. This feature has been utilized to reduce the complexity of realization of multiplications.

Several designs have been suggested by various researchers for efficient realization of FIR filters (having fixed coefficients) using distributed arithmetic (DA) [18] and multiple constant multiplication (MCM) methods [7], [11]–[13]. DA-based designs use lookup tables (LUTs) to store pre computed results to reduce the computational complexity. The MCM method on the other hand reduces the number of additions required for the realization of multiplications by common sub expression sharing, when a given input is multiplied with a set of constants. The MCM scheme is more effective, when a common operand is multiplied with more number of constants. Therefore, the MCM scheme is suitable for the implementation of large order FIR filters with fixed coefficients. But, MCM blocks can be formed only in the transpose form configuration of FIR filters.

Block-processing method is popularly used to derive high-throughput hardware structures. It not only provides throughput-scalable design but also improves the area-delay efficiency. The derivation of block-based

June 2017



A Peer Reviewed Open Access International Journal

FIR structure is straightforward when direct-form configuration is used [16], whereas the transpose form configuration does not directly support block processing. But, to take the computational advantage of the MCM, FIR filter is required to be realized by transpose form configuration. Apart from that, transpose form structures are inherently pipelined and supposed to offer higher operating frequency to support higher sampling rate. There are some applications, such as SDR channelize, where FIR filters need to be implemented in a reconfigurable hardware to support multistandard wireless communication [6]. Several designs have been suggested during the last decade for efficient realization of reconfigurable FIR (RFIR) using general multipliers and constant multiplication schemes [7]-[10]. A RFIR filter architecture using computation sharing vectorscaling technique has been proposed in [7]. Chen and Chiueh [8] have proposed a canonic sign digit (CSD)based RFIR filter, where the nonzero CSD values are modified to reduce the precision of filter coefficients without significant impact on filter behavior. But, the reconfiguration overhead is significantly large and does not provide an area-delay efficient structure. The architectures in [7] and [8] are more appropriate for lower order filters and not suitable for channel filters due to their large area complexity. Constant shift method (CSM) and programmable shift method have been proposed in [9] for RFIR filters, specifically for SDR channelizer. Recently, Park and Meher [10] have proposed an interesting DA-based architecture for RFIR filter. The existing multiplier-based structures use either configuration directform or transpose form configuration. But, the multiplier-less structures of [9] use transpose form configuration, whereas the DA-based structure of [10] uses direct-form configuration. But, we do not find any specific block-based design for RFIR filter in the literature. A block-based RFIR structure can easily be derived using the scheme proposed in [15] and [16]. But, we find that the block structure obtained from [15] and [16] is not efficient for large filter lengths and variable filter coefficients, such as SDR channelize. Therefore, the design methods proposed in [15] and [16] are more suitable for 2-D FIR filters and block least

mean square adaptive filters. In this paper, we explore the possibility of realization of block FIR filter in transpose form configuration in order to take advantage of the MCM schemes and the inherent pipelining for area-delay efficient realization of large order FIR filters for both fixed and reconfigurable applications.

PROJECT DESCRIPTION

The data-flow graphs (DFG-1 and DFG-2) of transpose form FIR filter for filter length N = 6, as shown in Fig. 1, for a block of two successive outputs $\{y(n), y(n-1)\}$ that are derived from (2). The product values and their accumulation paths in DFG-1 and DFG-2 of Fig. 1 are shown in dataflow tables (DFT-1 and DFT-2) of Fig. 2. The arrows in DFT-1 and DFT-2 of Fig. 2 represent the accumulation path of the products. We find that five values of each column of DFT-1 are same as those of DFT-2 (shown in gray colour in Fig. 2). This redundant computation of DFG-1 and DFG-2 can be avoided using non overlapped sequence of input blocks, as shown in Fig. 3. DFT-3 and DFT-4 of DFG-1 and DFG-2 for non overlapping input blocks are, respectively, shown in Fig. 3(a) and (b). As shown in Fig. 3(a) and (b), DFT-3 and DFT-4 do not involve redundant computation. It is easy to find that the entries in gray cells in DFT-3 and DFT-4 of Fig. 3(a) and (b) correspond to the output y(n), whereas the other entries of DFT-3 and DFT-4 correspond to y(n-1). The DFG of Fig. 1 needs to be transformed appropriately to obtain the computations according to DFT-3 and DFT-4.



Fig. 1. DFG of transpose form structure for N = 6. (a) DFG-1 for output y(n). (b) DFG-2 for output y(n - 1).



A Peer Reviewed Open Access International Journal

PROPOSED STRUCTURES

There are several applications where the coefficients of FIR filters remain fixed, while in some other applications, like SDR channelizer that requires separate FIR filters of different specifications to extract one of the desired narrowband channels from the wideband RF front end. These FIR filters need to be implemented in a RFIR structure to support multi standard wireless communication [6]. In this section, we present a structure of block FIR filter for such reconfigurable applications. In this section, we discuss the implementation of block FIR filter for fixed filters as well using MCM scheme.

Proposed Structure for Transpose Form Block FIR Filter for Reconfigurable Applications

The proposed structure for block FIR filter is [based on the recurrence relation of (12)] shown in Fig. 6 for the block size L = 4. It consists of one coefficient selection unit (CSU), one register unit (RU), M number of inner product units (IPUs), and one pipeline adder unit (PAU). The CSU stores coefficients of all the filters to be used for the reconfigurable application. It is implemented using N ROM LUTs, such that filter coefficients of any particular channel filter are obtained in one clock cycle, where N is the filter length. The RU [shown in Fig. 7(a)] receives **x***k* during the *k*th cycle and produces L rows of **S**0 *k* in parallel.



Fig. 6. Proposed structure for block FIR filter.

L rows of S0 *k* are transmitted to *M* IPUs of the proposed structure. The *M* IPUs also receive *M* short-weight vectors from the CSU such that during the *k*th cycle, the (m + 1)th IPU receives the weight vector **c***M*-*m*-1 from

Volume No: 4 (2017), Issue No: 6 (June) www.ijmetmr.com the CSU and *L* rows of S0 *k* form the RU. Each IPU performs matrix-vector product of S0 *k* with the short-weight vector **c***m*, and computes a block of *L* partial filter outputs (**r***k m*). Therefore, each IPU performs *L* inner-product computations of *L* rows of S0 *k* with a common weight vector **c***m*. The structure of the (*m*+1)th IPU is shown in Fig. 7(b). It consists of *L* number of *L*-point inner-product cells (IPCs). The (*l* +1)th IPC receives the (*l* +1)th row of S0 *k* and the coefficient vector **c***m*, and computes a partial result of inner product r(kL - l), for $0 \le l \le L - 1$. Internal structure of (*l* + 1)th IPC for L = 4 is shown in Fig. 8(a).



Fig. 7. (a) Internal structure of RU for block size L = 4. (b) Structure of (-1, 1) (b) TDU

All the *M* IPUs work in parallel and produce *M* blocks of result ($\mathbf{r}k$ *m*). These partial inner products are added in the PAU [shown in Fig. 8(b)] to obtain a block of *L* filter outputs. In each cycle, the proposed structure receives a block of *L* inputs and produces a block of *L* filter outputs, where the duration of each cycle is $T = TM + TA + TFA \log 2 L$, *TM* is one multiplier delay, *TA* is one adder delay, and *TFA* is one full-adder delay.



Fig. 8. (a) Internal structure of (l + 1)th IPC for L = 4. (b) Structure of PAU for block size L = 4.



A Peer Reviewed Open Access International Journal

MCM-Based Implementation of Fixed-Coefficient FIR Filter

We discuss the derivation of MCM units for transpose form block FIR filter, and the design of proposed structure for fixed filters. For fixed-coefficient implementation, the CSU of Fig. 6 is no longer required, since the structure is to be tailored for only one given filter. Similarly, IPUs are not required. The multiplications are required to be mapped to the MCM units for a low-complexity realization. In the following, we show that the proposed formulation for MCM-based implementation of block FIR filter makes use of the symmetry in input matrix $\mathbf{S}0 \ k$ to perform horizontal and vertical common sub expression elimination [17] and to minimize the number of shift-add operations in the MCM blocks. The recurrence relation of (12) can alternatively be expressed as

 $\mathbf{Y}(z) = z - 1 \cdot \cdot \cdot z - 1(z - 1\mathbf{r}M - 1 + \mathbf{r}M - 2 + \mathbf{r}M - 3) + \cdot \cdot \cdot + \mathbf{r}1 + \mathbf{r}0.$ (13)

The *M* intermediate data vectors $\mathbf{r}m$, for $0 \le m \le M - 1$ can be computed using the relation

 $\mathbf{R} = \mathbf{S}0 \ k \cdot \mathbf{C} \ (14)$

where **R** and **C** are defined as $\mathbf{R} = \mathbf{r}0 T \mathbf{r}1 T \cdots \mathbf{r}T M - 1$ (15a) $\mathbf{C} = \mathbf{c}0 T \mathbf{c}1 T \cdots \mathbf{c}T M - 1$. (15b)

To illustrate the computation of (14) for L = 4 and N = 16, we write it as a matrix product given by (16). From (16), we can observe that the input matrix contains sixinput samples {x(4k), x(4k - 1), x(4k - 2), x(4k - 3), x(4k - 4), x(4k - 5), x(4k - 6)}, and multiplied with several constant coefficients, as shown in Table I. As shown in Table I, MCM can be applied in both horizontal and vertical direction of the coefficient matrix. The sample x(4k-3) appears in four rows or four columns of the following whereas x(4k) appears in only one row or one column.

input matrix:

	x(4k)	x(4k - 1)	x(4k-2)	x(4k-3)
R =	x(4k-1)	x(4k-2)	x(4k-3)	x(4k-4)
	x(4k-2)	x(4k - 3)	x(4k - 4)	x(4k-5)
	x(4k-3)	x(4k - 4)	x(4k-5)	x(4k-6)
	[h(0) h	(4) $h(8)$	h(12)	
	h(1) h(1)	(5) h(9)	h(13)	(16)
	× h(2) h	(6) h(10)	h(14)	
	h(3) $h(3)$	(7) $h(11)$	h(15)	

TABLE I MCM IN TRANSPOSE FORM BLOCK FIR FILTER OF LENGTH 16 AND BLOCK SIZE 4

Input sample	Coefficient Group		
x(4k)	${h(0), h(4), h(8), h(12)}$		
m(Ab = 1)	${h(0), h(4), h(8), h(12)}$		
x(4k - 1)	${h(1), h(5), h(9), h(13)}$		
x(4k-2)	${h(0), h(4), h(8), h(12)}$		
	${h(1), h(5), h(9), h(13)}$		
	${h(2), h(6), h(10), h(14)}$		
	${h(0), h(4), h(8), h(12)}$		
m(Ab 2)	${h(1), h(5), h(9), h(13)}$		
x(4k - 3)	${h(2), h(6), h(10), h(14)}$		
	${h(3), h(7), h(11), h(15)}$		
	${h(1), h(5), h(9), h(13)}$		
x(4k - 4)	${h(2), h(6), h(10), h(14)}$		
425 - 262 - L	${h(3), h(7), h(11), h(15)}$		
m(Ab 5)	${h(2), h(6), h(10), h(14)}$		
x(4x = 2)	${h(3), h(7), h(11), h(15)}$		
x(4k-6)	${h(3), h(7), h(11), h(15)}$		

Therefore, all the four rows of coefficient matrix are involved in the MCM for the x(4k - 3), whereas only the first row of coefficients are involved in the MCM for x(4k). For larger values of N or the smaller block sizes, the row size of the coefficient matrix is larger that results in larger MCM size across all the samples, which results into larger saving in computational complexity. The proposed MCM-based structure for FIR filters for block size L = 4 is shown in Fig. 9 for the purpose of illustration. The MCM-based structure (shown in Fig. 9) involves six MCM blocks corresponding to six input samples. Each MCM block produces the necessary product terms as listed in Table I. The sub expressions of the MCM blocks are shift added in the adder network to produce the inner-product values (rl,m), for $0 \le l \le L - 1$ and $0 \le m \le (N/L)$ - 1 corresponding to the matrix product of (14). The inner-product values are finally added in the PAU of Fig. 8(b) to obtain a block of filter output.

Volume No: 4 (2017), Issue No: 6 (June) www.ijmetmr.com



A Peer Reviewed Open Access International Journal



CONCLUSION

In this paper, we have explored the possibility of realization of block FIR filters in transpose form configuration for area delay efficient realization of both fixed and reconfigurable applications. A generalized block formulation is presented for transpose form block FIR filter, and based on that we have derived transpose form block filter for reconfigurable applications. We have presented a scheme to identify the MCM blocks for horizontal and vertical sub expression elimination in the proposed block FIR filter for fixed coefficients to reduce the computational complexity.

Performance comparison shows that the proposed structure involves significantly less ADP and less EPS than the existing block direct-form structure for medium or large filter lengths while for the short-length filters, the existing block direct-form structure has less ADP and less EPS than the proposed structure. Application-specific integrated circuit synthesis result shows that the proposed structure for block size 4 and filter length 64 involve 42% less ADP and 40% less EPS than the best available FIR filter structure of [10] for reconfigurable applications. For the same filter length and the same block size, the proposed structure involves 13% less ADP and 12.8% less EPS than that of the existing direct-from block FIR structure of [15].

REFERENCES

[1] J. G. Proakis and D. G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications. Upper Saddle River, NJ, USA: Prentice-Hall, 1996. [2] T. Hentschel and G. Fettweis, "Software radio receivers," in CDMA Techniques for Third Generation Mobile Systems. Dordrecht, The Netherlands: Kluwer, 1999, pp. 257–283.

[3] E. Mirchandani, R. L. Zinser, Jr., and J. B. Evans, "A new adaptive noise cancellation scheme in the presence of crosstalk [speech signals]," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 10, pp. 681–694, Oct. 1995.

[4] D. Xu and J. Chiu, "Design of a high-order FIR digital filtering and variable gain ranging seismic data acquisition system," in Proc. IEEE Southeastcon, Apr. 1993, p. 1–6.

[5] J. Mitola, Software Radio Architecture: Object-Oriented Approaches to Wireless Systems Engineering. New York, NY, USA: Wiley, 2000.

[6] A. P. Vinod and E. M. Lai, "Low power and highspeed implementation of FIR filters for software defined radio receivers," IEEE Trans. Wireless Commun., vol. 7, no. 5, pp. 1669–1675, Jul. 2006.

[7] J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, and K. Roy, "Computation sharing programmable FIR filter for low-power and high-performance applications," IEEE J. Solid State Circuits, vol. 39, no. 2, pp. 348–357, Feb. 2004.

[8] K.-H. Chen and T.-D. Chiueh, "A low-power digitbased reconfigurable FIR filter," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 617–621, Aug. 2006.

[9] R. Mahesh and A. P. Vinod, "New reconfigurable architectures for implementing FIR filters with low complexity," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 2, pp. 275–288, Feb. 2010. [10] S. Y. Park and P. K. Meher, "Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR

Volume No: 4 (2017), Issue No: 6 (June) www.ijmetmr.com



A Peer Reviewed Open Access International Journal

digital filter," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 7, pp. 511–515, Jul. 2014.

[11] P. K. Meher, "Hardware-efficient systolization of DA-based calculation of finite digital convolution," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 707–711, Aug. 2006.

[12] P. K. Meher, S. Chandrasekaran, and A. Amira, "FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic," IEEE Trans. Signal Process., vol. 56, no. 7, pp. 3009–3017, Jul. 2008.

[13] P. K. Meher, "New approach to look-up-table design and memorybased realization of FIR digital filter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 3, pp. 592–603, Mar. 2010.

[14] K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York, NY, USA: Wiley, 1999.

[15] B. K. Mohanty and P. K. Meher, "A highperformance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm," IEEE Trans. Signal Process., vol. 61, no. 4, pp. 921–932, Feb. 2013.

[16] B. K. Mohanty, P. K. Meher, S. Al-Maadeed, and A. Amira, "Memory footprint reduction for powerefficient realization of 2-D finite impulse response filters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 1, pp. 120–133, Jan. 2014.

[17] R. Mahesh and A. P. Vinod, "A new common subexpression elimination algorithm for realizing lowcomplexity higher order digital filters," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 2, pp. 217–219, Feb. 2008.

[18] S. A. White, "Applications of distributed arithmetic to digital signal processing: A tutorial review," IEEE ASSP Mag., vol. 6, no. 3, pp. 4–19, Jul. 1989.

Volume No: 4 (2017), Issue No: 6 (June) www.ijmetmr.com **June 2017**