

Efficient Design of Power Optimization by Fused Add-Multiplier

B.G. Sandhya

PG Scholar,

Dept of ECE,

MJR College of Engineering &
Technology, Piler, Andhra -
Pradesh 517214, India.

P.S Raja Kumar

Assistant Professor,

Dept of ECE,

MJR College of Engineering &
Technology, Piler, Andhra -
Pradesh 517214, India.

K. Pradeep Kumar

HOD,

Dept of ECE,

MJR College of Engineering &
Technology, Piler, Andhra -
Pradesh 517214, India.

ABSTRACT:

Numerous Digital Signal Processing (DSP) applications have an extensive number of complex number-crunching operations. Multiplier takes critical part in superior of the framework, decrease in power and region. This paper concentrates on advancing the outline of Fused Add Multiply (FAM) administrator. This executes another system by direct recoding of whole two numbers in Modified Booth (MB) frame. It is utilized for both signed and unsigned Radix-4 which is a parallel multiplier. An effective multiplier with lesser fractional item by $N/2$ where N is the quantity of multiplicand. The proposed FAM unit is coded in VHDL, and incorporated utilizing Xilinx ISE device. The execution of FAM unit is contrasted and other existing system as far as power utilization and basic way. The proposed FAM unit yields significant diminishment as far as basic postponement and power utilization.

KEYWORDS:

Digital Signal Processing (DSP), Multiply-Accumulator (MAC), Add-Multiply (AM)operation, Modified Booth (MB) algorithm, Carry Look Ahead Adder (CLA).

1. INTRODUCTION:

Multiplier has a fundamental effect in automated banner getting ready (DSP) system. It is used as a piece of execution of recursive, transverse channels and Discrete Fourier Transforms. The execution of DSP systems is inherently impacted by decisions on their diagram as for the conveyance and the designing of math units.

Using of the far reaching broad count prompts augments in power and region of the system. In [1], a two-mastermind recorder which changes over a number in pass on save casing to its MB depiction. The key organize changes the pass on save kind of the data number into stamped digit outline which is then recoded in the second stage and it facilitates the shape that the MB digits inquire. Starting late, this procedure had been used for the arrangement of tip top versatile coprocessor plans concentrating on the computationally thought DSP applications.

In [2] the recoding of an overabundance commitment from its pass on save casing to the contrasting acquires save shape keeping the fundamental method for the growth operation settled. The expansion operation thing is gotten by incorporating fragmented things presented in [3], thus the last speed of the multiplier circuit depends upon the speed of the snake circuit and the amount of midway things delivered. Radix-8 corner encoded system used by then there are only 3 midway things and only a solitary CSA and CLA is required to convey the last thing.

Through this computation it augments in vitality of the system. In perspective of the discernment that a choice can every now and again be resulting to a duplication (e.g., in symmetric FIR channels), the Multiply-Accumulator (MAC) and Multiply-Add (MAD) units were familiar [4]

Cite this article as: B.G. Sandhya, P.S Raja Kumar & K. Pradeep Kumar, "Efficient Design of Power Optimization by Fused Add-Multiplier", International Journal & Magazine of Engineering, Technology, Management and Research, Volume 5, Issue 3, 2018, Page 42-48.

driving with more capable use of DSP counts appeared differently in relation to the standard ones, which use simply primitive resources [5]. A couple of models have been proposed to prove the execution of the MAC operation to the extent zone occupation, essential way deferral or power use [6], [7]. In [8], MAC portions increase the versatility of DSP data path union as a significant plan of math operations can be beneficially mapped on the system. The consolidated operations are a two-term spot thing and incorporate subtract unit. The FFT processors [9] use "butterfly" operations that contain duplications, additions, and subtractions of complex regarded data. Both radix-2 and radix-4 butterflies are completed capably with the two joined skimming point operations. Regardless of the way that the quick recoding of the total of two numbers in its MB shape prompts a more capable execution of the Fused Add-Multiply (FAM) unit appeared differently in relation to the conventional one.

The present recoding designs rely upon complex controls in bit-level, which are completed by dedicated circuits in gateway level. This paper focuses on the viable diagram of FAM directors and concentrating on the progression of the recoding get ready for facilitate embellishment of the MB sort of the entire of two numbers. The determination of the proposed recoding framework passes on enhanced responses for the FAM design enabling the concentrated on head to time down to earth (no arranging encroachment) for a greater extent of frequencies. Furthermore, under comparative arranging restrictions, the proposed diagrams pass on improvements in both district and power use, thus beating the current Modified Booth Scheme recoding courses of action.

2. PROPOSED METHOD

2.1. FAM ARCHITECTURE:

The quick recoding of the sum of two numbers in its MB shape make more gainful utilization of the FAM unit appeared differently in relation to the standard one.

The present recoding designs rely upon complex controls in bit-level, which are completed by circuits in door level. This paper focuses on the capable blueprint of FAM managers, concentrating on the headway of the recoding anticipate arrange embellishment of the MB kind of the entire of two numbers. More especially, this paper proposes another recoding framework which reduces the fundamental way delay, diminishes area and power use.

The proposed Modified Booth Recoding Scheme estimation is sorted out, fundamental and can be easily adjusted with a particular ultimate objective to be associated either in signed or unsigned numbers, which incorporate odd or considerably number of bits. In this system, explore an alternative design of the proposed Modified Booth Recording Scheme approach using common and checked piece Full Adders (FAs).




Fig.1. FAM UNIT DESIGN

In the FAM configuration exhibited in Fig. 1. It demonstrates the multiplier is a parallel one in view of the MB calculation. Consider the item X Y, where X is the multiplier and Y is the yield of A+ and B.

The term Y is communicated as far as (yn-1 yn-2 y1 y0) is encoded in light of the MB calculation and X as far as (xn-1 xn-2 x1 x0). Both X and Y comprise of n=2k bits where the estimation of k is 4 and are in 2's supplement frame.




Fig.2. FAM ARCHITECTURE

The basic FAM architecture is shown in Fig.2. The generation of k partial products can be written as,

$$PP = X \cdot Y_j^{MB} = \bar{p} 2^n + \sum_{i=0}^{n-1} p_{j,i} \cdot 2^i$$

Where PP is the generation of partial products and digits correspond to the three consecutive bits m by three bits named S, one and two. The sign bit S shows if the digit is negative (S=1) or positive (S=0). Signal one shows if the absolute value of a digit is equal to 1 (one=1) or not (one=0). Signal two shows if the absolute value of digit is equal to 2 (two=1) or not (two=0). Using these three bits we calculate the MB

TABLE - 1
Modified Booth Encoding Table.

Binary			MMB Encoding			carry
Y_{2j+1}	Y_{2j}	Y_{2j-1}	Sign= sj	onej	twoj	
0	0	0	0	0	0	0
0	0	1	0	1	0	0
0	1	0	0	1	0	0
0	1	1	0	0	1	0
1	0	0	1	0	1	1
1	0	1	1	1	0	1
1	1	0	1	1	0	1
1	1	1	1	0	0	0

After the partial products are generated, they are added through a Wallace Carry Save Adder (CSA) tree along with the correction term.

Finally the carry save output of the Wallace CSA tree is led to a fast Carry skip adder to form the final result $Z = X \cdot Y$.

MODIFIED BOOTH RECODING SCHEME (MBRS)

In MBRS recoding method, the whole of two sequential bits of the information A and B are changed over into MB digit. The most huge digit is adversely weighted while the two slightest critical digits is certain weight. The two sets of bits in MB shape are utilized marked piece number juggling. For this reason, an arrangement of bit-level marked Full Adders (FA) are considered here to figure the convey and whole. The schematics and Boolean condition for even and odd piece half adders is appeared in Fig.3 and Fig.4.




Fig. 3 Boolean equation and schematics for half adder odd bit

Full Adder for Odd Bit,
 Carry = $((p \vee \bar{q}) \wedge c_i) \vee (p \wedge \bar{q})$,
 Sum = $p \text{ XOR } q \text{ XOR } c_i$




Fig. 4 Boolean equation and schematics for half adder even bit

Full Adder for Even Bit,

$$\text{Carry} = ((p \vee q) \wedge \bar{c}_i) \vee (p \wedge q),$$

$$\text{Sum} = p \text{ XOR } q \text{ XOR } c_i$$

The basic operation of full adder for odd bit and even bit is shown in the Table 4 and 5 respectively. Considering that p, q and are the binary inputs and c₀, s are the outputs (carry and sum respectively) of a full adder for even bits. It implements the relation 2·c – s = p – q + where the bits s and q are considered negatively signed (Table 4). Table 5 show the operation of full adder for odd bits which implements the relation 2·c+s = –p–q+ and manipulates a negative (q) and a positive (p) inputs.

Table –2
Truth Table For Full Adder Odd Parity Dual Operation

Inputs			Output Value	Output	
p(+)	q(-)	c _i		Carry, C	Sum, S
0	0	0	0	0	0
0	0	1	+1	1	1
0	1	0	-1	0	1
0	1	1	0	0	0
1	0	0	+1	1	1
1	0	1	+2	1	0
1	1	0	0	0	0
1	1	1	+1	1	1

$$\text{Output value} = 2 \cdot c_0 - s = p - q + c_i$$

Table –3
Truth Table For Full Adder Even Parity Dual Operation

Inputs			Output Value	Output	
p(-)	q(-)	c _i		Carry, C	Sum, S
0	0	0	0	0	0
0	0	1	+1	0	1
0	1	0	-1	1	1
0	1	1	0	0	0
1	0	0	-1	1	1
1	0	1	0	0	0
1	1	0	-2	1	0
1	1	1	-1	1	1

$$\text{Output value} = -2 \cdot c_0 + s = -p - q + c_i$$

In the proposed recoding technique is referred as MBRS. For the given circuits Fig 5 Full adder is modified to obtain low power and high speed. The sum of A and B is given by the next relation

$$Y = A + B = y_k \cdot 2^{2k} + \sum_{j=0}^{k-1} y_j^{MB} \cdot 2^{2j}$$

$$\text{Where } y_j^{MB} = -2s_{2j+1} + s_{2j} + c_{2j}$$




Fig. 5 Circuit diagram for proposed MBRS

3. ADDER ARCHITECTURE:

In digital system there are many ways to perform binary addition, each of with its own area\delay trade-off. A great many tricks are used to speed up addition, encoding, replication of factors, and precharging are just some of them. In this paper, Wallace tree and Carry skip adder are used.

3.1 WALLANCE TREE:

With a specific end goal to accelerate augmentation is to utilize more adders to speed the aggregation of fractional items. The best-know strategy for accelerating the gathering is the Wallace tree, which is a viper tree worked from Carry Save Adder, which is essentially a variety of full adders. A convey spare snake is given three n-bit numbers a,b,c figures two new numbers that is convey and whole. The structure of the Wallace tree is appeared in the Fig.6.

A wallance tree multiplier is fater than a straightforward exhibit multipliter in light of the fact that its stature is logarithmic in the word measure, not liner. A convey spare viper, given three n-bit numbers a,b,c, processes two new results of total and convey. The fractional items are presented at the highest point of the tree.

Each of the yields is moved left by one piece since it speak to the complete. At that point the created convey and aggregate items are given to the contribution of the convey skip viper.

3.2 CARRY SKIP ADDER:

The convey skip is an arrangement of bits is the same as the convey in to those bits. This viper make utilization of the convey propagate relationship. The structure of convey skip snake is appeared in fig. 7. Along these lines the convey chain for a carryskip snake isolated into the gathering.




Fig 6. Structure of carry skip adder

Each time convey is engendered for each piece in the stage, at that point a sidestep door sends the stage convey input specifically to the convey yield. It diminishes the deferral in the circuit. The basic way of a convey skip-snake starts at the main full-viper, goes through all adders and finishes at the entirety bit. Convey skip-adders are anchored to lessen the general basic way, since a solitary n-bit carry-skip-adder has no real speed benefit compared to a n-bit carry ripple adder. Thus the final result of $Z=(X \cdot Y)$ is obtained from carry skip adder.

4. POWER ANALYSIS:

The energy of FAM unit utilizing Carry look forward snake and convey spare viper are thought about and classified in table 4. It likewise demonstrates that the proposed combined include various unit calculation expends less power than the current calculation like changed stall recoder, fundamental recoding calculation and so on. The Fig. 8 demonstrates a bar graph with control in y-hub and different methods in x-hub.

From the fig.8 it is discovered that the FAM with convey skip viper gangs minimal energy of 0.034W, while the essential recoding calculation groups the most extreme of 0.122W.

Table 4- Power analysis

Various technique	Power (W)
FAM+CSA adder	0.034
FAM+CLA adder	0.038
MB ALGORITHM	0.109
BASIC RECORDING ALGORITHM	0.122




Fig 7. Power Vs Various technique

The Fused add multiply unit with carry skip adder posseses lower power compared to the fused add multiply uint with carry look ahead adder. The carry skip adder uses the advantage of reducing the critical path in the circuit and operates faster with lower delay overheads.

5. SIMULATION RESULTS:

The proposed Fused include unit is executed in the VHDL, recreated with Xilinx and modelsim. Testing is completed utilizing different sources of info. This is a used to lessened the calculation in the circuits. The reproduction aftereffects of melded include duplicate unit with convey look forward snake is appeared in Fig.9 FAM Unit with CLA viper for even piece and Fig.10 FAM unit with CLA snake for odd piece. A two 8-bit input An and B is given to the FAM unit.

At that point delivered yield 8-bit from FAM unit is multiplied with the 8-Bit multiplicand X and partial products are generated. Then the generated 16-bit Z output is taken from CLA adder.




Fig. 8 FAM unit with CLA adder for odd bit

The recreation consequence of FAM with CSA snake is appeared in Fig. 11 FAM unit with CSA viper for even piece and Fig 12 FAM unit with CSA snake for odd piece. Like the principal design two 8-bits contributions of An and B is given to the FAM unit. At that point created yield 8-bit from FAM unit is increased with the 8-Bit multiplicand X and halfway items are produced. At that point the produced 16-bit Z yield is taken from CSA viper.




Fig. 9 FAM unit with CSA adder for even bit




Fig.10 FAM unit with CSA adder for bit bit

The power consumption of the two algorithm is analysed in Xilinx using XP power analyser.

The values of power in case of FAM with CLA is same for both even and odd bit shown in Fig. 13 and 14 of FAM unit with CLA adder.

On-Chip	Power (W)	Used	Available	Utilization (%)
Logic	0.000	8	1920	0
Signals	0.000	52	--	--
MULTs	0.000	1	4	25
IOs	0.004	40	66	61
Leakage	0.034			
Total	0.038			

Fig. 11 Power of FAM with CLA adder

On-Chip	Power (W)	Used	Available	Utilization (%)
Logic	0.000	8	1920	0
Signals	0.000	52	--	--
MULTs	0.000	1	4	25
IOs	0.000	40	66	61
Leakage	0.034			
Total	0.034			

Fig. 12 power of FAM with CSA adder

From the fig.13 gives the power an incentive in the event of FAM unit with convey skip viper. From the recreation results and power examination it is discovered that the FAM with Carry skip viper expends 0.034 W which is 0.004 W not as much as that of the FAM with CLA snake.

6. CONCLUSION:

The proposed intertwined include increase calculation is a productive number juggling calculation in which the deferral and intricacy of the framework is decreased. The proposed calculation utilizes intertwined include increase unit which have paired expansion and augmentation is less complex by creating the halfway item. The changed corner calculation utilize expansive region for number juggling procedure and calculation time is longer though the combined include duplicate calculation create the incomplete items with less calculation time. A wallance tree is utilized as a part of melded include duplicate calculation that goes about as the convey spare viper to build the speed of augmentation process

and decrease in zone. The combined include duplicate unit expends less power than the other existing codes. The real segment of FAM is multi-bit snake whose plan will significantly affect the general execution of the FAM framework. The FAM with CLA snake utilizes 0.038W POWER while the FAM with CSA viper utilizes just 0.034W of energy. From the proposed models, it is discovered that the FAM with CSA viper devours control which is 0.004W not as much as the one with CLA snake. Promote the power can be lessened by supplanting the CLA snake or CSA viper with further developed viper.

REFERENCES:

[1] Kostas Tsoumanis, Sotiris Xydis and KaimalPekmestzi “An Optimized Modified Booth Recoder for efficient design of the Add- Multiply Operator,” IEEE Trans. Vol. 61, No. 4, April 2014.

[2] Paladugu Srinivas Teja “ Design of radix-8 Booth Multiplier Using Koggestone Adder For High Speed Airihmetic Applications ” EEIEJ, Vol.1, No. 1, February 2014.

[3] Minu Thomas “Design and Simulation of Radix-8 Booth Encoder Multiplier for Signed and Unsigned Numbers,” IJSRD, vol.1, Issue 4, 2013.

[4] A.Amaricai, M. Vladutiu, and O. Boncalo, “Design issues and implementations for floating-point divide-add fused,” IEEE Trans. Circuits Syst. II-Exp. Briefs, vol. 57, no. 4, pp. 295–299, Apr. 2010.

[5] E. E. Swartzlander and H. H. M. Saleh, “FFT implementation with fused floating-point operations,” IEEE Trans. Comput., vol. 61, no. 2, pp. 284–288, Feb. 2012.

[6] Y.-H. Seo and D.-W. Kim, “A new VLSI architecture of parallel multiplier-accumulator based on Radix-2 modified Booth algorithm,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 2, pp. 201–208, Feb. 2010.

[7] N. H. E. Weste and D. M. Harris, “Datapath subsystems,” in CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Readington: Addison-Wesley, 2010, ch. 11.

[8] Z. Huang and M. D. Ercegovac, “High-performance low-power left-toright array multiplier design,” IEEE Trans. Comput., vol. 54, no. 3, pp.272–283, Mar. 2005.

[9] R. Zimmermann and D. Q. Tran, “Optimized synthesis of sum-of-products,” in Proc. Asilomar Conf. Signals, Syst. Comput., Pacific Grove, Washington, DC, 2003, pp. 867–872.