

## **A New General Topology for Cascaded Multilevel Inverters Based on Developed H Bridge**

**Nand Kumar**

**M.Tech(Digital Systems) ETC,  
Government College of Engineering,  
Jalgaon (Maharashtra).**

**Dr.M.H.Nerkar, Ph.D**

**Associate Professor, ETC,  
Government College of Engineering,  
Jalgaon (Maharashtra).**

### **ABSTRACT:**

A new general cascaded multilevel inverter using developed H-bridges is proposed. The proposed topology requires a lesser number of dc voltage sources and power switches and consists of lower blocking voltage on switches, which results in decreased complexity and total cost of the inverter. These abilities obtained within comparing the proposed topology with the conventional topologies from aforementioned points of view. A new algorithm to determine the magnitude of dc voltage sources is proposed. The performance and functional accuracy of the proposed topology using the new algorithm in generating all voltage levels for a 31-level inverter are confirmed by simulation and experimental results.

### **INTRODUCTION:**

Multilevel inverters have received more attention for their ability on high-power and medium voltage operation and because of other advantages such as high power quality, lower order harmonics, lower switching losses, and better electromagnetic interference. These inverters generate a stepped voltage waveform by using a number of dc voltage sources as the input and an appropriate arrangement of the power-semiconductor-based devices. Three main structures of the multilevel inverters have been presented: "diode clamped multilevel inverter," "flying capacitor multilevel inverter," and "cascaded multilevel inverter". The cascaded multilevel inverter is composed of a number of single-phase H-bridge inverters and is classified into symmetric and asymmetric groups based on the magnitude of dc voltage sources.

In the symmetric types, the magnitudes of the dc voltage sources of all H-bridges are equal while in the asymmetric types, the values of the dc voltage sources of all H-bridges are different. The major advantage of this topology and its algorithms is related to its ability to generate a considerable number of output voltage levels by using a low number of dc voltage sources and power switches but the high variety in the magnitude of dc voltage sources is their most remarkable disadvantage.

### **EXISTING SYSTEM:**

Several algorithms for determining the magnitudes of dc voltage sources for the conventional cascaded multilevel inverter have been presented. The major advantage of this topology and its algorithms is related to its ability to generate a considerable number of output voltage levels by using a low number of dc voltage sources and power switches but the high variety in the magnitude of dc voltage sources is their most remarkable disadvantage. In this paper, in order to increase the number of output voltage levels and reduce the number of power switches, driver circuits, and the total cost of the inverter, a new topology of cascaded multilevel inverters is proposed. It is important to note that in the proposed topology, the unidirectional power switches are used. Then, to determine the magnitude of the dc voltage sources, a new algorithm is proposed. Moreover, the proposed topology is compared with other topologies from different points of view such as the number of IGBTs, number of dc voltage sources, the variety of the values of the dc voltage sources, and the value of the blocking voltages per switch.

**PROPOSED TOPOLOGY:**

In below figure, two new topologies are proposed for a seven-level inverter. As shown in Fig. 1, the proposed topologies are obtained by adding two unidirectional power switches and one dc voltage source to the H-bridge inverter structure. In other words, the proposed inverters are comprised of six unidirectional power switches ( $S_a$ ,  $S_b$ ,  $S_{L,1}$ ,  $S_{L,2}$ ,  $S_{R,1}$ , and  $S_{R,2}$ ) and two dc voltage sources ( $V_{L,1}$  and  $V_{R,1}$ ). In this paper, these topologies are called developed H-bridge. As shown in Fig. 1, the simultaneous turn-on of  $S_{L,1}$  and  $S_{L,2}$  (or  $S_{R,1}$  and  $S_{R,2}$ ) causes the voltage sources to short-circuit. Therefore, the simultaneous turn-on of the mentioned switches must be avoided.




Fig. 1. Proposed seven-level inverters. (a) First proposed topology. (b) Second proposed topology.

TABLE I  
OUTPUT VOLTAGES OF THE PROPOSED SEVEN-LEVEL INVERTERS

No.	$S_{L,1}$	$S_{L,2}$	$S_{R,1}$	$S_{R,2}$	$S_a$	$S_b$	$v_o$ (Fig. 1(a))	$v_o$ (Fig. 1(b))
1	1	0	0	1	0	1	$V_{L,1}$	$V_{L,1}$
2	1	0	0	1	1	0	$V_{R,1}$	$-V_{R,1}$
3	1	0	1	0	0	1	$V_{L,1} - V_{R,1}$	$V_{L,1} + V_{R,1}$
4	1	0	1	0	1	0	0	0
	0	1	0	1	0	1		
5	0	1	1	0	1	0	$-V_{L,1}$	$-V_{L,1}$
6	0	1	1	0	0	1	$-V_{R,1}$	$V_{R,1}$
7	0	1	0	1	1	0	$-(V_{L,1} - V_{R,1})$	$-(V_{L,1} + V_{R,1})$

In addition,  $S_a$  and  $S_b$  should not turn on, simultaneously. The difference in the topologies illustrated in Fig. 1 is in the connection of the dc voltage sources polarity. Table I shows the output voltages of the proposed inverters for different states of the switches. In this table, 1 and 0 indicate the ON and OFF-states of the switches, respectively. As it is obvious from Table I, if the values of the dc voltage sources are equal, the number of voltage levels decreases to three.




Fig. 2. Proposed 31-level inverter.




Fig. 3. Proposed 127-level inverter.




Fig. 4. Proposed general topology.

In the proposed general topology, the number of output voltage levels ( $N_{step}$ ), number of switches ( $N_{switch}$ ), number of dc voltage sources ( $N_{source}$ ), and the maximum magnitude of the generated voltage

( $V_{o,max}$ ) are calculated as follows, respectively:

$$N_{step} = 2^{2n+1} - 1 \quad (1)$$

$$N_{switch} = 4n + 2 \quad (2)$$

$$N_{source} = 2n \quad (3)$$

$$V_{o,max} = V_{L,n} + V_{R,n}. \quad (4)$$

The other important parameters of the total cost of a multilevel inverter for evaluation are the variety of the values of dc voltage sources and the value of the blocking voltage of the switches. As the variety of dc voltage sources and the value of the blocking voltage of the switches are low, the inverter's total cost decreases [20]. The number of variety of the values of dc voltage sources ( $N_{variety}$ ) is given by

$$N_{variety} = 2n. \quad (5)$$

The following pattern is utilized to calculate the maximum magnitude of the blocking voltage of the power switches. As shown in Fig. 1(b), the blocking voltage of SR,1 and SR,2 are calculated as follows:

$$V_{SR,1} = V_{SR,2} = V_{R,1} \quad (6)$$

where  $V_{SR,1}$  and  $V_{SR,2}$  indicate the maximum blocking voltages of SR,1 and SR,2, respectively. The blocking voltage of SL,1 and SL,2 are as follows:

$$V_{SL,1} = V_{SL,2} = V_{L,1} \quad (7)$$

where  $V_{SL,1}$  and  $V_{SL,2}$  indicate the maximum blocking voltages of SL,1 and SL,2, respectively. Therefore, the maximum blocking voltage of all switches in the proposed seven-level inverter ( $V_{block,1}$ ) is calculated as follows:

$$\begin{aligned} V_{block,1} &= V_{SR,1} + V_{SR,2} + V_{SL,1} + V_{SL,2} + V_{Sa} + V_{Sa} \\ &= 4(V_{R,1} + V_{L,1}). \end{aligned} \quad (8)$$

Considering Fig. 2, the maximum blocking voltage of the switches is as follows:

$$V_{SR,1} = V_{SR,2} = V_{R,1} \quad (9)$$

$$V_{SR,3} = V_{SR,4} = V_{R,2} - V_{R,1} \quad (10)$$

$$V_{SL,1} = V_{SL,2} = V_{L,1} \quad (11)$$

$$V_{SL,3} = V_{SL,4} = V_{L,2} - V_{L,1} \quad (12)$$

$$V_{Sa} = V_{Sb} = V_{R,2} + V_{L,2}. \quad (13)$$

Therefore, the maximum blocking voltage of all switches of the proposed 31-level inverter ( $V_{block,2}$ ) is as follows:

$$\begin{aligned} V_{block,2} &= V_{SR,1} + V_{SR,2} + V_{SR,3} + V_{SR,4} + V_{SL,1} + V_{SL,2} \\ &\quad + V_{SL,3} + V_{SL,4} + V_{Sa} + V_{Sb} \\ &= 4(V_{R,2} + V_{L,2}). \end{aligned} \quad (14)$$

### PROPOSED ALGORITHM:

The following algorithm is applied to determine the magnitude of dc voltage sources. It is important to note that all voltage levels (even and odd) can be generated.

#### A. Proposed Seven-Level Inverter:

The magnitudes of the dc voltage sources of the seven-level inverter shown in Fig. 1(b) are determined as follows:

$$V_{L,1} = V_{dc} \quad (17)$$

$$V_{R,1} = 2V_{dc}. \quad (18)$$

Considering (17), (18), and Table I, the proposed seven-level inverter can generate 0,  $\pm V_{dc}$ ,  $\pm 2V_{dc}$ , and  $\pm 3V_{dc}$  at output.

#### B. Proposed 31-Level Inverter:

The magnitudes of the dc voltage sources of the proposed 31-level inverter are recommended as follows:

$$V_{L,1} = V_{dc} \quad (19)$$

$$V_{R,1} = 2V_{dc} \quad (20)$$

$$V_{L,2} = 5V_{dc} \quad (21)$$

$$V_{R,2} = 10V_{dc}. \quad (22)$$

The proposed inverter can generate all negative and positive voltage levels from 0 to 15Vdc with steps of Vdc.

### C. Proposed 127-Level Inverter:

The magnitudes of the dc voltage sources of the proposed 127-level inverter are calculated as follows:

$$V_{L,1} = V_{dc} \quad (23)$$

$$V_{R,1} = 2V_{dc} \quad (24)$$

$$V_{L,2} = 5V_{dc} \quad (25)$$

$$V_{R,2} = 10V_{dc} \quad (26)$$

$$V_{L,3} = 25V_{dc} \quad (27)$$

$$V_{R,3} = 50V_{dc} \quad (28)$$

By using this algorithm, the inverter can generate all negative and positive voltage levels from 0 to 63Vdc with steps of Vdc.

### D. Proposed General Multilevel Inverter:

The magnitudes of the dc voltage sources of the proposed general multilevel inverter can be obtained as follows:

$$V_{L,j} = 5^{j-1} V_{dc} \quad \text{for } j = 1, 2, 3, \dots, n \quad (29)$$

$$V_{R,j} = 2 \times 5^{j-1} V_{dc} \quad \text{for } j = 1, 2, 3, \dots, n. \quad (30)$$

Considering (4) and (16), the values of  $V_{o,max}$  and  $V_{block,n}$  of the proposed general multilevel inverter are as follows,

$$V_{o,max} = V_{L,n} + V_{R,n} = 3 \times 5^{n-1} V_{dc} \quad (31)$$

$$V_{block,n} = 4(V_{L,n} + V_{R,n}) = 12(5^{n-1})V_{dc}. \quad (32)$$

### COMPARING THE PROPOSED GENERAL TOPOLOGY WITH THE EXCITING TOPOLOGIES:

To clarify the advantages and disadvantage of the proposed topology, it should be compared with the different kinds of topologies presented in literature.

The conventional cascaded multilevel inverter with two different algorithms has been presented. These algorithms are known as the symmetric cascaded multilevel inverters and the asymmetric ones with the binary method for determining the magnitude of dc voltage sources. The conventional symmetric cascaded multilevel inverter is indicated by R1 and the conventional binary asymmetric cascaded multilevel inverter is shown by R2. Four different structures for the cascaded multilevel inverter have been presented, and in this paper, they are indicated by R6–R7 and R11–R12. It is important to note that the power switches in the aforementioned topologies are unidirectional.

**TABLE II: OUTPUT VOLTAGES OF THE PROPOSED 31-LEVEL INVERTER**

No.	$S_{L,1}$	$S_{L,2}$	$S_{L,3}$	$S_{L,4}$	$S_{R,1}$	$S_{R,2}$	$S_{R,3}$	$S_{R,4}$	$S_{\alpha}$	$S_{\beta}$	$v_o$
1	1	0	1	0	1	0	1	0	0	1	$V_{L,2} + V_{R,2}$
2	1	0	1	0	0	1	1	0	0	1	$V_{L,2} + V_{R,2} - V_{L,1}$
3	0	1	1	0	1	0	1	0	0	1	$V_{R,2} + V_{L,2} - V_{R,1}$
4	0	1	1	0	0	1	1	0	0	1	$V_{L,2} + V_{R,2} - V_{L,1} - V_{R,1}$
5	1	0	1	0	1	0	0	1	0	1	$V_{L,1} + V_{R,2}$
6	1	0	1	0	0	1	0	1	0	1	$V_{R,2}$
7	0	1	1	0	1	0	0	1	0	1	$V_{L,1} - V_{R,1} + V_{R,2}$
8	0	1	1	0	0	1	0	1	0	1	$V_{R,2} - V_{R,1}$
9	1	0	0	1	1	0	1	0	0	1	$V_{L,2} + V_{R,1}$
10	1	0	0	1	0	1	1	0	0	1	$V_{L,2} + V_{R,1} - V_{L,1}$
11	0	1	0	1	1	0	1	0	0	1	$V_{L,2}$
12	0	1	0	1	0	1	0	0	0	1	$V_{L,2} - V_{L,1}$
13	1	0	0	1	1	0	0	1	0	1	$V_{L,1} + V_{R,1}$
14	1	0	0	1	0	1	0	1	0	1	$V_{R,1}$
15	0	1	0	1	1	0	0	1	0	1	$V_{L,1}$
16	1	0	1	0	1	0	1	0	1	0	0
	0	1	0	1	0	1	0	1	0	1	0
17	1	0	1	0	0	1	1	0	1	0	$-V_{L,1}$
18	0	1	1	0	1	0	1	0	1	0	$-V_{R,1}$
19	0	1	1	0	0	1	1	0	1	0	$-(V_{L,1} + V_{R,1})$
20	1	0	1	0	1	0	0	1	1	0	$-(V_{L,2} - V_{L,1})$
21	1	0	1	0	0	1	0	1	1	0	$-V_{L,2}$
22	0	1	1	0	1	0	0	1	1	0	$-(V_{L,2} + V_{R,1} - V_{L,1})$
23	0	1	1	0	0	1	0	1	1	0	$-(V_{L,2} + V_{R,1})$
24	1	0	0	1	1	0	1	0	1	0	$-(V_{R,2} - V_{R,1})$
25	1	0	0	1	0	1	1	0	1	0	$-(V_{L,1} - V_{R,1} + V_{R,2})$
26	0	1	0	1	1	0	1	0	1	0	$-V_{R,2}$
27	0	1	0	1	0	1	1	0	1	0	$-(V_{L,1} + V_{R,2})$
28	1	0	0	1	1	0	0	1	1	0	$-(V_{L,2} + V_{R,2} - V_{L,1} - V_{R,1})$
29	1	0	0	1	0	1	0	1	1	0	$-(V_{R,2} + V_{L,2} - V_{R,1})$
30	0	1	0	1	1	0	0	1	1	0	$-(V_{L,2} + V_{R,2} - V_{L,1})$
31	0	1	0	1	0	1	0	1	1	0	$-(V_{L,2} + V_{R,2})$



**SOFTWARE TOOLS:**

(Matlab Simulation)

▶ **Simulink**

- It is a commercial tool for modeling, simulating and analyzing multi domain dynamic systems.
- Its primary interface is a graphical block diagramming tool and a customizable set of block libraries.
- Simulink is widely used in control theory and digital signal processing for multi domain simulation and Model based design.

▶ **APPLICATIONS**

1. Technical computing
2. Engineering and sciences applications


- Electrical Engineering
- DSP and DIP
- Automation
- Communication purpose
- Aeronautical
- Pharmaceutical
- Financial services.

**Other Features**


- 2-D and 3-D graphics functions for visualizing data
- Tools for building custom graphical user interfaces
- Functions for integrating MATLAB based algorithms with external applications and languages, such as C,
- 

**EXPERIMENTAL RESULTS:**

**SIMULATION DIAGRAMS:**



**Figure: Cascaded Multilevel Inverters**



**Figure: output waveforms**

**REFERENCES:**

[1] E. Babaei and S. H. Hosseini, "Charge balance control methods for asymmetrical cascade multilevel converters," in Proc. ICEMS, Seoul, Korea, 2007, pp. 74–79.

[2] K. Wang, Y. Li, Z. Zheng, and L. Xu, "Voltage balancing and fluctuationsuppression methods of floating capacitors in a new modular multilevel converter," IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1943–1954, May 2013.

[3] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," IEEE Trans. Power Electron., vol. 26, no. 11, pp. 3109–3118, Nov. 2011.

[4] M. Manjrekar and T. A. Lipo, "A hybrid multilevel inverter topology for drive application," in Proc. APEC, 1998, pp. 523–529.

[5] M. Narimani and G. Moschopoulos, "A novel single-stage multilevel type full-bridge converter," IEEE Trans. Ind. Electron., vol. 60, no. 1, pp. 31–42, Jan. 2013.

- [6] N. Abd Rahim, M. F. Mohamad Elias, and W. P. Hew, "Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 60, no. 8, pp. 2943–2956, Aug. 2013.
- [7] M. FarhadiKangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 625–636, Feb. 2013.
- [8] S. R. Pulikanti, G. Konstantinou, and V. G. Agelidis, "Hybrid seven-level cascaded active neutral-point-clamped-based multilevel converter under SHE-PWM," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4794–4804, Nov. 2013.
- [9] Y. Hinago and H. Koizumi, "A single-phase multilevel inverter using switched series/parallel dc voltage sources," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2643–2650, Aug. 2010.
- [10] G. Waltrich and I. Barbi, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series," *IEEE Trans. Ind. Appl.*, vol. 57, no. 8, pp. 2605–2612, Aug. 2010.
- [11] W. K. Choi and F. S. Kang, "H-bridge based multilevel inverter using PWM switching function," in *Proc. INTELEC*, 2009, pp. 1–5.
- [12] E. Babaei, M. FarhadiKangarlu, and F. NajatyMazgar, "Symmetric and asymmetric multilevel inverter topologies with reduced switching devices," *Elect. Power Syst. Res.*, vol. 86, pp. 122–130, May 2012.
- [13] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 655–667, Feb. 2012.
- [14] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. TarafdarHaque, and M. Sabahi, "Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology," *Elect. Power Syst. Res.*, vol. 77, no. 8, pp. 1073–1085, Jun. 2007.
- [15] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," *Energy Convers. Manage.*, vol. 50, no. 11, pp. 2761–2767, Nov. 2009.
- [16] S. Mekhilef and M. N. Kadir, "Voltage control of three-stage hybrid multilevel inverter using vector transformation," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2599–2606, Oct. 2010.
- [17] A. Rufer, M. Veenstra, and K. Gopakumar, "Asymmetric multilevel converter for high resolution voltage phasor generation," presented at the *Proc. EPE*, Lausanne, Switzerland, 1999.
- [18] S. Laali, K. Abbaszades, and H. Lesani, "A new algorithm to determine the magnitudes of dc voltage sources in asymmetrical cascaded multilevel converters capable of using charge balance control methods," in *Proc. ICEMS*, Incheon, Korea, 2010, pp. 56–61.