

Seven-Level Inverter Integrating Switched Capacitor Techniques

**Yandrapu Raghu Ram**

M.Tech Student

Department of EEE

Thandrapaparaya Institute of Science & Technology
Komatapalli, Bobbili.**Ch. Anil Kumar, M.Tech**

Assistant Professor

Department of EEE

Thandrapaparaya Institute of Science & Technology
Komatapalli, Bobbili.

Abstract

In this paper, a novel cascaded seven-level inverter topology with a single input source integrating switched capacitor techniques is presented. Compared with the traditional cascade multilevel inverter (CMI), the proposed topology replaces all the separate dc sources with capacitors, leaving only one H-bridge cell with a real dc voltage source and only adds two charging switches. The capacitor charging circuit contains only power switches, so that the capacitor charging time is independent of the load. The capacitor voltage can be controlled at a desired level without complex voltage control algorithm and only use the most common carrier phase-shifted sinusoidal pulse width modulation (CPS-SPWM) strategy. The operation principle and the charging-discharging characteristic analysis are discussed in detail. A 1kW experimental prototype is built and tested to verify the feasibility and effectiveness of the proposed topology.

Index Terms—*Cascaded seven-level inverter, switched capacitor techniques, carrier phase-shifted sinusoidal pulse width modulation, charging and discharging characteristic.*

Introduction

In general, multilevel converters are classified into diode-clamped [5], flying capacitor [6], and cascaded multilevel inverter topologies [7]. A particular

attention has been given to cascaded multilevel topology because of its modularity, symmetrical structure and simplicity of control. However, the main drawback with the CMI is the large amount of separate isolated sources required to feed each of the H-bridges. It will need n isolated sources for $2n+1$ levels of output. Photovoltaic panel, fuel cells, batteries, and ultracapacitors are the most common independent sources. A five-level CMI for distributed energy applications is presented in [8]. The input ports of the CMI are connected to PV modules. However, PV output power depends on weather conditions, such as irradiation and temperature, and it is unavailable at night, which implies that the system cannot work at night. A galvanic isolated charger for the PV port should be installed in the CMI system by connecting to an existing storage unit port.

However, the isolated dc sources in these solutions have to be fed from isolation transformers, which are more expensive and bulky. An alternative option without transformers is to replace all the separate dc sources feeding the H-bridge cells with capacitors, leaving only one H-bridge cell with a real dc voltage source. However, a complex voltage control algorithm is required to keep the capacitor voltage controlled at the desired level. The researchers have proposed various efficient control algorithms. The proposed method in [15]-[16] uses the switching state redundancy for capacitor voltage regulation in

inductive load. However, the output current of the converter as well as the time duration of the redundant switching states greatly impact the charging and discharging patterns of the replacing capacitors. A simple capacitor voltage regulation constraint is derived which can be used in optimization problems for harmonic minimization or harmonic mitigation to guarantee capacitor voltage regulation in all load condition [17]. A new control method, phase-shift modulation, is used to regulate the voltage of the capacitors replacing the independent dc source. The method is robust and does not incur much computational burden [18]. The proposed dc-voltage-ratio control in [19] is based on a time-domain modulation strategy that avoids the use of inappropriate states to achieve any dc voltage ratio. The following are the three associated problems of this topology: 1) regulating the voltage across the capacitors makes the controller design complex, 2) the charging circuit contains the load. Thus, the charging time and the capacitor voltage are affected by the load variation, and 3) the charging-discharging characteristics and efficiency issues of the capacitor are not fully discussed in the literature.

The efficiency of switched-capacitor in DC-DC converters has been a widely debated issue among researchers [20]-[22]. The equations for the relationship between peak current and circuit's parameters are presented in [23]. With the method, the high pulse current at charging transient can be limited to obtain a higher efficiency. In [24], the efficiency of a RC circuit under different conditions in the charging and discharging operation is analyzed systematically. Based on the analysis, some design rules useful for developing high-efficiency switched-capacitor converters is suggested. Resonant switched capacitor converter using small inductors is also considered as a promising approach to avoid the drawback of the spike current [25].

In this paper, a novel cascaded seven-level inverter topology with a single input source integrating

switched capacitor techniques is proposed. The proposed topology consists of a charging circuit and three H-bridge inverter units, as shown in Fig. 1(a). The reliable source port U_{in2} can charge capacitor C_1 or C_3 through the charging switch and H-bridge switches simultaneously and individually.

The charging circuit contains only power switches and capacitors, so that the charging time is independent of the load. The capacitor voltage can be controlled at a desired level with transformerless charging technique and without complex voltage control algorithm.

II. MODULATION STRATEGY

Different multilevel modulation techniques have been presented in the literature. For the CMI, carrier phase-shifted sinusoidal pulse width modulation (CPS-SPWM) is the most common strategy [1], with an improved harmonic performance. The CPS-SPWM associates a pair of carriers to each cell of the CMI, and a phase shift among the carriers of the different cells is introduced. In this way, a stepped multilevel waveform is originated. There are some interesting features and advantages: 1) The output voltage has a switching pattern with $2N$ times the switching frequency (where N is the number of cells). Hence, better total harmonic distortion (THD) is obtained at the output, using $2N$ times lower frequency carriers. 2) Since all the cells are controlled with the same reference and same carrier frequency, the power is evenly distributed among the cells across the entire modulation index [26]. 3) For the single-supply CMI using capacitors, the advantage is that the capacitors are properly charged without complex voltage balancing control algorithm.




Fig. 3. Equivalent charging circuit for C_1 and C_3 .

The level-shifted SPWM (LS-SPWM) has better output voltage harmonic profile since all the carriers are in phase compared to CPS-PWM. However, this method is not preferred for CMI, since it causes an uneven power distribution among the different cells.

Selective harmonic elimination (SHE) is a low switching frequency (below 1 kHz) PWM method developed to ensure the elimination of undesired low-order harmonics [26]. Space vector modulation (SVM) exhibits features of good dc-link voltage utilization, better fundamental output voltage, better harmonic performance and easier implementation in digital signal processor. However, SVM-based algorithms are not the dominant modulation scheme for n-level ($n > 5$) inverter. The number of the voltage vector is increased to 7^3 in seven-level inverter and the calculation of the duration of the voltage vectors is so complicated.

In this paper, CPS-SPWM is performed to obtain the sinusoidal output voltage in the single-supply cascaded seven-level inverter, and the capacitors are charged by introducing charging-switch pairs every cycle. To some extent, capacitor voltage U_{C1} and U_{C3} are regarded as constant, and the three H-bridge inverter cells share balanced power.

Six-way phase-shifted triangular carrier voltages and one-way sinusoidal modulation wave are required for the CPS-SPWM scheme. $Z1$, $Z1$, $Z2$, $Z2$, $Z3$, and $Z3$ are the carrier signals for $S11$, $S13$, $S21$, $S23$, $S31$, and $S33$, respectively and TS is the carrier period.

Substituted for the modulation wave in a carrier cycle, where the carrier frequency is significantly greater than the modulation frequency. The power switches are turned on when the corresponding carrier wave signal is less than the modulation sine wave m . On the contrary, the switches are off when the carrier wave is greater than m . The switches $S11/S12$, $S13/S14$, $S21/S22$, $S23/S24$, $S31/S32$, and $S33/S34$ are operated in a complementary manner. $SC1$ and $SC3$ are the charging switches. The gate signal of $SC1$ can be

obtained with $S13$ and $S21$ by the AND circuit and that of $SC3$ can be obtained with $S23$ and $S31$ by the same circuit. There are 20 kinds of operating status of each switch, as illustrated in Table I.

And six of them are for the charging process and nine switching status are for the discharging process.

III. CAPACITOR CHARGING AND DISCHARGING CHARACTERISTIC ANALYSIS

A. Capacitor charging state analysis

Through the charging switch and H-bridge switches, $C1$ and $C3$ can be charged by the reliable source U_{in2} . From Status 1, 2 and Status 3 in Table I, we can see that there is only one charging path for $C1$. In other words, the capacitor charging current i_{C1} only goes through $S21$ and $S13$, as drawn in red color in Fig.3.

According to Status 4 to 6, we can see that charging current i_{C3} flows through $S23$ and $S31$. The equivalent charging circuit for $C3$ is shown in blue color in Fig.3.

B. Capacitor charging time analysis

The capacitor charging time is related to the modulation sine wave value m . For simplicity, the charging time for $C1$ is taken as an example to have a detailed analysis. When m ($0, 2/3$), the modulation wave $Z1$ lags behind $Z2$ by $TS/6$, as shown in Fig. 2(a) and 2(b). At this stage, the falling edge of $g13$ and the rising edge of $g21$ move forward or backward with the variation in m .

However, the overlapping portions of $g13$ and $g21$ remain unchanged; thus, the charging time remains $TS/6$. The output voltage of the inverter is 0 or U_{in2} when m ($0, \square 1/3$), as illustrated in Fig. 2(a), and U_{in2} or $2U_{in2}$ when m ($1/3, \square 2/3$), as illustrated in Fig. 2(b). When m ($2/3, 1$), $S21$ is turned off after $S13$, as illustrated in Fig. 2(c). The charging time is $(1-m)TS/2$, and the output voltage of the inverter is $2U_{in2}$ or $3U_{in2}$. And capacitor voltage U_{C1} would decrease drastically if the modulation wave is increased to 1; however, it would recover in time if the modulation wave is decreased.









Fig. 11. Voltage waveforms of the charging-switch. (a) S_{C1} . (b) S_{C2} .



(a)



Due to the symmetry, the charging time and the output voltage can be easily derived with $m < 0$. And Table II gives the charging time and the output voltage in different m .

VI. CONCLUSION

A novel single DC source cascaded seven-level inverter integrating switched capacitor techniques is developed in this paper. In the proposed topology, the transformerless charging circuit only contains power switches and capacitors, and the charging time is independent of the load. The operation principle and the charging-discharging characteristic analysis are investigated in depth. With the common CPS-SPWM strategy, the sinusoidal output voltage can be well obtained. Moreover, the capacitors are properly charged without complex voltage balancing control algorithm. The peak charging current and the charging loss can be reduced with appropriate circuit parameters. The proposed topology has the features of modularity, low cost and simplicity of control and makes it attractive in DC-AC power applications. A 1kW experimental prototype verifies the feasibility of the proposed inverter. The proposed inverter is also suitable for photovoltaic-battery multi-input application with high redundancy.

REFERENCES

[1] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.

[2] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters; state of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010.

[3] J. Dixon, J. Pereda, C. Castillo, and S. Bosch, "Asymmetrical multilevel inverter for traction drives

using only one dc supply,” IEEE Trans. Veh. Technol., vol. 59, no. 8, pp. 3736–3743, Oct. 2010.

[4] S. Lu, K. A. Corzine, and M. Ferdowsi, “A unique ultracapacitor direct integration scheme in multilevel motor drives for large vehicle propulsion,” IEEE Trans. Veh. Technol., vol. 56, no. 4, pp. 1506–1515, Jul. 2007.

[5] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, “A survey on neutral-point-clamped inverters,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219–2230, Jul. 2010.

[6] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, “Active capacitor voltage balancing in single-phase flying capacitor multilevel power converters,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 769–778, Feb. 2012.

[7] I. Ahmed, V. B. Borghate, “Simplified space vector modulation technique for seven-level cascaded H-bridge inverter,” IET Trans. Power Electron., vol. 7, no. 3, pp. 604–613, Apr. 2014.

[8] Y. H. Liao, C. M. Lai, “Newly-constructed simplified single-phase multi-string multilevel inverter topology for distributed energy resources”, IEEE Trans. Power Electron., vol. 26, pp. 2386-2391, Sep. 2011

[9] L. Maharjan, S. Inoue, H. Akagi, and J. Asakura, “A transformerless battery energy storage system based on a multilevel cascade PWM converter” in Proc. 39th Annu. IEEE Power Electron. Conf., 2008, pp. 4798–4804.

[10] M. N. A. Kadir and Z. F. Hussien, “Asymmetrical multilevel inverter: Maximum resolution for H-bridge topology,” in Proc. IEEE PEDS, 2005, pp. 1068–1071

[11] M. Rotella, G. Penailillo, J. Pereda, and J. Dixon, “PWM method to eliminate power sources in a

nonredundant 27-level inverter for machine drive applications,” IEEE Trans. Ind. Electron., vol. 56, no. 1, pp. 194–201, Jan. 2009.

[12] J. Dixon, M. Ortuizar, R. Carmi, P. Barriuso, P. Flores, L. Moran, “Static Var compensator and active power filter with power injection capability, using 27-level inverters and photovoltaic cells,” in Proc. IEEE Int. Symp. Ind. Electron., 2006, pp. 1106–1111.

[13] J. Pereda and J. Dixon, “High-frequency link: A solution for using only one DC source in asymmetric cascaded multilevel inverters,” IEEE Trans. Ind. Electron., vol. 58, no. 9, pp. 3884–3892, Sep. 2011.

[14] J. Pereda and J. Dixon, “23-level inverter for electric vehicles using a single battery pack and series active filters,” IEEE Trans. Veh. Technol., vol. 61, no. 3, pp. 1043–1051, Mar. 2012.

[15] Z. Du, L. M. Tolbert, J. N. Chiasson, and B. Ozpineci, “A cascade mul-tilevel inverter using a single DC source,” in Proc. IEEE Appl. Power Electron. Conf. Expo., 2006, pp. 426–430.

[16] D. U. Zhong, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, “DC-AC cascaded H-bridge multilevel boost inverter with no inductors for electric/hybrid electric vehicle applications,” IEEE Trans. Ind. Appl., vol. 45, no. 3, pp. 963–970, May/Jun. 2009.

[17] H. Sepahvand, J. Liao, and M. Ferdowsi, “Investigation on capacitor voltage regulation in cascaded H-bridge multilevel converters with fundamental frequency switching,” IEEE Trans. Ind. Electron., vol. 58, no. 11, pp. 5102–5111, Nov. 2011.

[18] H. Sepahvand, J. Liao, M. Ferdowsi, and K. A. Corzine, “Capacitor voltage regulation in single-DC-source cascaded H-bridge multilevel converters using phase-shift modulation,” IEEE Trans. Ind. Electron., vol. 60, no. 9, pp. 3619–3626, Sep. 2013.



[19] S. Vazquez, J. I. Leon, L. G. Franquelo, J. J. Padilla, and J. M. Carrasco, "DC-voltage-ratio control strategy for multilevel cascaded converters fed with a single DC source," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2513–2521, Jul. 2009.

[20] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switched-capacitor dc-dc converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 841–851, Mar. 2008.

[21] J. C. Mayo-Maldonado, J. C. Rosas-Caro, and P. Rapisarda, "Modeling approaches for DC-DC converters with switched capacitors," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 953–959, Feb. 2015.

[22] M. Evzelman and S. Ben-Yaakov, "Average-current-based conduction losses model of switched capacitor converters," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3341–3352, Jul. 2013.

[23] F. Zhang, L. Du, F. Z. Peng, and Z. Qian, "A new design method for high-power high-efficiency switched-capacitor dc-dc converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 832–840, Mar. 2008.