

A Monthly Peer Reviewed Open Access International e-Journal

A Novel Architecture for 32-Bit Signed Multiplier Using CLAA and MCSLA



Mukhesh Kumar Koripalli

B.Tech Student, Department of ECE, Narasaraopeta Engineering College,Narasaraopet, Guntur.



E.Vinay B.Tech Student, Department of ECE, Arjun College of Technology and Sciences, Batasingaram.



G.Vengala Rao B.Tech. Student, Department of ECE, PBR Visvodaya Institute of Technology and Science, Kavali, Nellore.

ABSTRACT:

Multiplications and additions are most widely and more often used arithmetic computations performed in all digital signal processing applications. Addition is the basic operation for many digital applications. The aim is to develop area efficient, high speed and low power devices. Accurate operation of a digital system is mainly influenced by the performance of the adders. Multipliers are also very important component in digital systems.

This project deals with the implementation of the 32bit unsigned multiplier design modified carry select adder (MCSLA) technique .As all we know that multiplier multiplies two n-bit unsigned integer values and gives a product term of 2n-bit numbers. The ordinary carry look ahead adder (CLAA) based multiplier needs the delay time of 100ns for the multiplication. In CSLA the area is reduced to 31 % than in the CLAA based multiplier.

The CSLA based multiplier uses the delay time of 100ns for performing multiplication operation where as in modified CSLA based multiplier also uses nearly the same delay time for multiplication operation. But the area needed for CSLA multiplier is reduced by the modified CSLA based multiplier to complete the multiplication operation.

KEYWORDS:

Signed Multiplier, Carry Look ahead Adder, Carry Select Adder, Modified Carry Select Adder, Ripple Carry Adder, BEC.

1.INTRODUCTION:

Digital computer arithmetic is one of the main features of logic design with the aim of developing appropriate algorithms in order to optimise the utilization of the available hardware. The basic operations are multiplication, addition, division and subtraction.

In this project, I am going to use the operation of additions in the operation of multiplication. The addition operations repeated and shifting results in the multiplication operations. Hardware can only perform a simple and limited set of operations. Arithmetic operations are based on a hierarchy of tasks (operations) that are built upon the simple tasks.

In VLSI designs; area, speed and power are the mostly used measures for determining the efficiency and performance of the given architecture. Additions and Multiplications are most widely and more commonly used arithmetic operation performed in many digital signal processing applications. All complex and simple digital multiplication is based on addition.

An area efficient, fast and accurate operation of a digital system is greatly depends on the performance of the basic adders. Adders are very important component in digital logic design because of their wide use in these systems. Hence, to design a better architecture the basic adder blocks must have reduced delay time consumption and area efficient architectures. The demand is of DSP style systems for both less delay time and less area requirement for designing the systems.



A Monthly Peer Reviewed Open Access International e-Journal

In the case of digital adders, the speed of addition is limited by the time required by the carry to propagate through the adder which is known as propagation delay time. The sum for each bit in an adder is generated sequentially only after the previous bits have been summed and a carry is obtained to the next position. The carry select adder is used in many digital computational systems to reduce the problem of propagation delay.

It can be done by independently generating multiple carries and then select a carry to generate the sum. However, the CSLA is not efficient in the case of area because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input Cin=0 and Cin=1 separately, then the final sum and carry are selected by the multiplexer (mux).

In the case of MCSLA the basic idea is to use Binary to Excess-1 Converter (BEC) instead of RCA with Cin = 1 in the regular CSLA to achieve lower area and power consumption The main advantage of this BEC logic comes from the lesser number of logic gates than the n-bit Full Adder (FA) structure.

After obtaining the MCSLA; The adder in add and shift multiplier can be replaced. In VLSI design technique there are different types of multiplier structure are available. One of the basic multiplier is add and shift multiplier. This project deals with reduction of area, power requirement of add and shift multiplier without compromising to the speed of computation.

2. PROPOSED SYSTEM:

The The main logic of CSLA is to compute alternative results in parallel and subsequently selecting the correct result by using mux according to the control bit. In CSLA both sum and carry bits are calculated for two alternatives Cin=O and 1. Once Cin is obtained, the correct computation is taken using a mux to produce the actual output.

Instead of waiting for Cin to calculate the sum, the sum is correctly output as soon as Cin gets there. The extra time taken to compute the sum (because of propagation delay) is then avoided which results in good improvement in speed. The architecture of multiplier had shown in Figure 1.



Figure 1: Multiplier Block Diagram

2.1. Multiplier for Unsigned Data:

As considering CSLA there is considerable area loss which can be avoided by using MCSLA. The figure describes the working of add and shift multiplier using the MCSLA adder. Multiplication involves the production of partial products, for each digit in the multiplier, as in Figure 1.

These partial products are then summed to produce the final product. Here comes the role of MCSLA. The multiplication of two n-bit binary integers results in a product of up to 2n bits in length. Figure 2 shows the controller block diagram. This controller is used as the brain of design process.



Figure 2: Multiplier Design Block Diagram

3. ADDER DESIGN:

3.1 16 bit CLAA:

The architecture of the 16-bit CLAA is shown in Figure 3.



A Monthly Peer Reviewed Open Access International e-Journal

(c)



Figure 3:16-bit CLAA.

3.2. Modified 16 bit CSLA:

The architecture of the modified 16-b SQRT CSLA using Binary to Exess-1 converter for RCA with Cin= 1 to reduce the area and power is shown in Figure 5. We again split the structure into five groups which is shown Figure 4.



Figure 4: Modified 16-bit MCSLA.



Figure 5: Detailed connection: (a) group 2, (b) group 3,(c) group 4, and (d) group 5.





(d)

Figure 5: Detailed connection: (a) group 2, (b) group 3,(c) group 4, and (d) group 5.

The Blocks are ripple carry adder (RCA), binary to excess 1 converter (BEC) and Multiplexer. Each part is explained below

3.3. Block Diagram Details: 3.3.1. BEC:

As stated above in order to reduce the area and power consumption of the regular CSLA this project uses BEC instead of the RCA with Cin = 1. An n+1 -bit BEC is required to replace the n - bit RCA. The architecture and the function table of a 4-b BEC are shown in Figure 6 and Table 1, respectively. Figure 9 illustrates the functionality of MCSLA. It gives the basic function of the CSLA is obtained by using the 4-bit BEC together with the mux.



A Monthly Peer Reviewed Open Access International e-Journal

One of the inputs of the 8:4 mux is direct input (B3, B2, B1, and B0) and other input of the mux is the output of BEC. This will results in two possible partial results in parallel.

According to the control signal Cin the mux is used to select either the EC output or the direct inputs. The importance of the BEC logic is that this logic results in the large silicon area reduction when the CSLA with large number of bits are designed. The Boolean expressions of the 4-bit BEC is given as

Xo = NOT (Bo)

X1 = B1 XOR B0

 $X_2 = B_2 XOR (B_1 AND B_0)$

X3 = B3 XOR (B2 AND B1 AND B0)



Figure 6: 4-b BEC.



Figure 7: 4-b BEC with 8:4 MUX.

| B13:01 | X[3:0] | |
|--------|--------|--|
| 0000 | 0001 | |
| 0001 | 0010 | |
| 0010 | 0011 | |
| | | |
| 1110 | 1111 | |
| 1111 | 0000 | |

Table 1: Conversion table.

3.3.2. RCA:

It is the well-known adder architecture. As shown in Figure 10 ripple carry adder is composed of cascaded full adders for 4-bit adder.

RCA can be constructed by cascading full adder blocks in series. The carry out from one stage of full adder is fed to the carry-in of the next stage adder. 'n' full adders are required for an n-bit parallel adder. The dark line shows the carry flow from first full adder to the last.



Figure 8: Ripple carry adder

When larger bit length numbers are used; RCA is not very efficient. Delay increases linearly with bit length. the carry-propagation chain will determine the latency of the whole circuit for a Ripple-Carry adder hence delay from Carry-in to Carry-out is more important than the delay from input to carry-out or carry-in to SUM. Figure 10. Shows ripple carry adder with carry flow.

3.3.3. Basic Adder Blocks:

An XOR gate is implemented by using AND, OR, and Inverter (AOI) as shown in Figure 11. The gates between the dotted lines are performing the operations in parallel.

That means both will execute same time The delay and area evaluation methodology considers all gates to be made up of AND, OR, and Inverter, each having delay equal to 1 unit and area equal to 1 unit.

By adding up the number of gates in the longest path of a logic block we will gets the maximum delay.

For each logic block the area evaluation is calculated by counting the total number of AND, OR, and NOT gates required.



A Monthly Peer Reviewed Open Access International e-Journal



Figure 9: Adder.

4. SIMULATION RESULTS:

Codes for Multiplier and MCSLA are successfully verified by the simulation. Error conditions are intentionally made in the coding to check the complete functionality. Obtained utilization summery and simulated output is shown below Figure 12. This adder can be used for the construction of add and shift multiplier which have lowest area, high speed and minimum power consumption.

4.1. Device Utilization Summary:



Figure 10: RTL Diagram Multiplier

Number of Slices : 6 out of 960 0%.

Number of 4 input LUTs : 11 out of 1920 0%.

Number of IOs : 50.

Number of bonded IOBs : 50 out of 66 75%.

Figure. 11. Modified 16-bit CSLA.

| | Time | Slices |
|----------|----------|--------|
| CSLA | 95.22ns | 983 |
| | | |
| CLA | 94.25ns | 1025 |
| Modified | 85.144ns | 1187 |
| unsigned | | |

Table 2: time and area



Figure 11: LUT optimization diagram 4.2. Simulated Output

| 0-22501108221825 00 | 123 01 | ++ 1 M 200 po 1 | 000060000000000 | | | |
|---|-------------------|-----------------|-----------------|--|--|--|
| LITEL ANNO DIS 0000 1255535 | | | | | | |
| Reap | | | | | | |
| D S Russian Justice Justice () D S Russian Justice () S Russian State () S Russian | | | 2000 (1111111) | | | |
| B 4 It picture publicities | 10000011110010 | inininini | Sasta minusus | | | |
| A calific and and and a calific control of the calific control | | | 2000 | | | |
| B. (dolda) maller(D/T)/we B. (dolda) maller(D/T)/wey B. (dolda) maller(D/T)/wey | 100000111100100 E | constant. | | | | |
| B. palatik perfector/per B. palatik perfector/per B. palatik perfector/per | 91. 91. | | | | | |
| B pinting subsequences B pinting subsequences B pinting subsequences | 1 | | | | | |
| All process production of the second se | | | hu. | | | |
| A //injointer, and and (0.71) incl A //injointer, and And (0.71) incl | 0110 | | line See | | | |
| A In print bit problem (D.F.) (set A In print bit problem (D.F.) (set A In print bit problem (D.F.) (set A In print bit problem (D.F.) (set) | | | | | | |
| D. Jakoliki Jeoble(Duff)eet D. Jakoliki Jeoble(Duff)eet D. Jakoliki Jeoble(Duff)eet) D. Jakoliki Jeoble(Duff)eet) | 10 2001 D | | 2100 | | | |

Figure 12: Simulated Output of MCSLA

The timing diagram displayed in Figure 13 shows one complete multiplication cycle of multiplier. This indicates from the Start signal to the Stop signal. The starting of computation is indicated by a start signal Once the Stop signal is asserted at the end of the multiplication cycle; the result is obtained. From the figure, the .Multiplier byte is 'A' and the Multiplicand byte is '96'so the expected result is 5DC.



Figure 13: Simulated Output of Multiplier

Volume No: 1(2014), Issue No: 11 (November) www.ijmetmr.com

November 2014 Page 285



A Monthly Peer Reviewed Open Access International e-Journal

5. Advantages:

• Cost effective compared to other proposed architectures.

• High speed, Low power, Lower area.

• Modified CSLA Can be used to implement Wallace tree Multiplier and Baug-WooleyMultiplier.

6. Applications:

- Data paths in Microprocessors.
- Digital Adders are the core block of DSP processors.
- Extensively used in processing units such as ALU.

• Forming dedicated integer and/or floating-point units.

- In Multiply-accumulate (MAC) structures.
- Digital Signal processing.
- High speed Integrated circuit.

7. CONCLUSIONS:

Successfully achieved faster adder structure using the Modified Carry Select Adder structure. With increasing word size, reduction of the delay increases; but the overhead of the area and power constraints decreases. The MCSLA adder is used to construct efficient Add and Shift Multiplier. MCSLA structure also can be used to make Wallace tree multiplier and Baugh-Wooley(BW) multiplier effectively. The proposed multipliers are energy efficient. The proposed multiplier architecture can also be used to construct 32 bit, 64 bit and 128bit multiplier and significant speed can be achieved without much area or power constraints; that is, the 128-bit multiplier would be not only fast but also area, power, and energy efficient. The speed improvements are significant. Proposed techniques also improve the performance of multipliers. These design techniques can be implemented with all type of parallel multipliers of bit size higher than 16-b to achieve optimum performance without significant area and power constraints.

8. FUTURE WORK:

This 32 bit multiplier can be further extended to 64 bit multiplier and 128 bit multiplier using the proposed method for multiplication operation can be done as future work.

REFERENCES:

[1] Ramkumar, B. and Harish M Kittur,(2012) "Low Power and Area Efficient Carry Select Adder", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1-5.

[2]V.Vijayalakshmil, R.Seshadd, .S.Ramakrishnan,(2013) Design and Implementation of 32 BitUnsigned Multiplier Using CLAA and CSLA 978-1-4673-5301-IEEE.

[3] He, Y. Chang, C. H. and Gu, J.(2005) "An Area Efficient 64-Bit Square Root Carry-Select Adder for Low Power Applications," in Proc. IEEE Int. Symp. Circuits Syst., Vol.4, pp. 4082–4085.

[4] Padma Devi, AshimaGirdher and Balwinder Singh (1998)"Improved Carry Select Adder with Reduced Area and Low Power Consumption,"International Journal of Computer Applications, Vol.3, No.4, pp. 14-18.

[5] AkhileshTyagi, (1993)"A Reduced-Area Scheme for Carry-Select Adders," IEEE Transactions on Computers, Vol.42, No.10, pp.1163-1170.

[6] Edison A.J and C.S.Manikandababu (2012.)"An Efficient CSLA Architecture for VLSI Hardware Implementation" International Journal for Mechanical and Industrial Engineering, Vol. 2. Issue 5.

[7] P.Sreenivasulu, K.SrinivasaRao, Malla Reddy, and A.VinayBabu(2012) "Energy sand Area efficient Carry Select Adder on a reconFigureurable Hardware" International Journal of Engineering Research and Applications, Vol. 2, Issue 2, pp.436-440.

[8] Sarabdeep Singh and Dilip Kumar, (2011) "Design of Area and Power efficient Modified Carry Select Adder" International Journal of Computer Applications (0975 – 8887) Volume 33– No.3.



A Monthly Peer Reviewed Open Access International e-Journal

[9] S. Brown and Z. Vranesic, (2005) Fundamentals of Digital Logic with VHDL Design, 2nd ed.,McGraw-Hill Higher Education, USA,. ISBN:0072499389.

[10] P. C. H. Meier, R. A. Rutenbar and L. R. Carley(1996), "Exploring Multiplier Architecture and Layout for low Power", CIC'96.

[11] HasanKrad and AwsYousi(2010)"Design and Implementation of a Fast Unsigned 32-bit Multiplier Using VHDL".

[12]SreehariVeeramachaneni,irthiM,KrishnaLingamneniAvinashSreekanthReddyPuppalaM.B.Srinivas(2007), 'Novel Architectures for High-Speed and Low-Power 3-2, 4:2and 5:2Compressors',2oth International Conference o VLSI Design, Pp: 324-329.

[13] S. F. Hsiao, M. R. Jiang, and J. S. Yeh, (1998.)'Design of high speed low-power 3:2counter and 4:2compresso for fast multipliers', Electron. Lett, vol. 34, no. 4, Pp. 341–343. [14] K. Prasad and K. K. Parhi, (2001)'Low-power 4:2and 5:2compressors,' in Proc. of the 35th Asilomar Conf. on Signals, Systems and Computers, vol. 1, , Pp.129–133.

[15] Massimo Alioto and Gaetano (2002), 'Analysis and Comparison on Full Adder Block in Submicron Technology', IEEE Transaction Very Large Scale Integration (VLSI) Systems, Vol 10, No. 6, Pp: 806-823.

[16] Anantha P. Chandrakasan, Samuel Sheng and Rober W. Brodersen (1992), 'Low-Power CMOSDigital Design', IEEE Journal of Solid State Circuits, Vol.27, No. 4.

[17] P. S. Mohanty, (2009.)"Design and Implementation of Faster and Low Power Multipliers", Bachelor Thesis. National Institute of Technology, Rourkela.