# Soft Switching Scheme for Three Phase Three Level Dc-Dc Converter with Asymmetrical Duty Cycle Control 



## ABSTRACT:

Thispaperproposes development of soft switching scheme for three phase three level DC-DC converter for different duty cycles to achieve ZVS for all switches. The ZVS is achieved with output inductor and leakage inductor of transformer. This paper describes the main operational modes of proposed converter for different duty cycle and simulation results are observed and compare the switching losses of proposed converter with and without ZVS.

## KEYWORDS:

Zero Voltage Switching (ZVS), Three Phase Three Level (TPTL),DC-DC converter ,Pulse width modulation ,Duty cycle ,Soft switching.

## I.INTRODUCTION:

In high voltage high power applications the ordinary converters exists many problems like stress on switches, switching losses, EMI etc.... These problems can be eliminated by using ZVS and ZCS converters. In ZVS, the switches are turned on and off at zero voltages and in ZCS, the switches are turned on and off at zero currents. As a result power reduces almost to a least value, by which the stress onthe switchescan be reduced .Fullbridge dc/dc converters have been widely used in medium to high power applications to further reduce the stress on switches for high power application TPTL was proposed. With three phase architecture the converter has the superior features including lower current rating of switches reducing input output current ripple allowing small size filter requirement.Although predominant characteristics exist in TPTL soft switching has not been achieved which limits the switching frequency and power loss. The use of Asymmetrical duty cycle in the three phase three level dc/ dc converter was proposed in order to achieve ZVS commutation over a wide load range.

## II. PROPOSED TPTL DC/DC CONVERTER FOR DIFFERENT DUTY CYCLES:

Fig. 1 shows the circuit configuration of TPTL converterin which, a three-phase transformer with $\Delta-\mathrm{Y}$ connection is employed for the smaller turn's ratios and transformer VA rating. As shown, Lra, Lrband Lrcare the additional resonant inductances to widen the ZVS commutation load range. Llka, Llkb, and Llkcare the equivalent primary leakage inductances of each phase. Df1 and Df2 are freewheeling diodes. Cssis the flying capacitor, which is in favor of decoupling the switching transition of Q1, Q3, Q4, and Q6.DR1- DR6arerectifier diodes. The output filter is composed of Lfand Cf,andRLdis the load.Fig. 2 shows the control strategy of proposed converter.To realize the softswitching for switches, the original interleaved switches should be designed in a complementary manner, and a short delay time td is necessary to be introduced between the two complementary switches to provide an interval for the ZVS commutation, which is similar to the control strategy of asymmetrical half-bridge converter .Accordingly, the duty cycles of Q1, Q3 , and Q5 are served to regulate the output voltage, while thedrive signals of $\mathrm{Q} 4, \mathrm{Q} 6$, and Q 2 are complementary to that of the $\mathrm{Q} 1, \mathrm{Q} 3$, and Q5, respectively.


Fig 1: Topology configuration of TPTL dc/de converter.


Fig 2: Asymmetrical duty cycle control.

## III. OPERATION OF PROPOSED TPTL CONVERTER:

This section will analyze the operation principles of the TPTL converter under the modified control scheme. The following assumptions are made for the simplicity before the analysis:

1) all power devices and diodes are ideal;
2) all capacitors and inductances are ideal;
3) the output filter inductance is large enough to be treated as a constant current source during a switching period; its value equals to output current
4) the inductances of each phase are identical, i.e., $\mathrm{Llka}=\mathrm{Llkb}=\mathrm{Llkc}=\mathrm{Llk}$, $\mathrm{Lra}=\mathrm{Lrb}=\mathrm{Lrc}=\mathrm{Lr}$;
5) $\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=\mathrm{C} 5=\mathrm{C} 6=\mathrm{C} p$.

Fig. 3 shows the key waveforms of the TPTL converter with asymmetrical duty cycle control, as seen, the operation of the TPTL converter can be classified by different modes, according to the duty cycle range and the load current. The corresponding operation modes are defined as the small duty cycle mode (SDCM), and the large duty cycle mode (LDCM).


Fig 3: Key waveforms of the TPTL converter with asymmetrical duty cycle control with SDCM.

The basic equations of the voltages and currents of the transformer are listed as follows:

$$
\begin{align*}
& \mathrm{V}_{\mathrm{AB}}+\mathrm{V}_{\mathrm{BC}}+\mathrm{V}_{\mathrm{CA}}=0 \text { (1) } \\
& \mathrm{i}_{\mathrm{sa}}+\mathrm{i}_{\mathrm{sb}}+\mathrm{i}_{\mathrm{sc}}=0  \tag{2}\\
& \frac{\mathrm{dia}}{\mathrm{dt}}=\mathrm{k} \frac{(\text { disa })}{\mathrm{dt}}=\frac{\mathrm{vLlka}}{\mathrm{Llk}}, \frac{\mathrm{dipb}}{\mathrm{dt}}=\mathrm{k} \frac{(\text { disb })}{(d t)} \\
& =\frac{\mathrm{vLlkb}}{\mathrm{Llk}}, \frac{(\mathrm{dipc})}{\mathrm{dt}}=\mathrm{k} \frac{(\text { disc })}{\mathrm{dt}} \frac{V L l k c}{L l k}(3)
\end{align*}
$$

Where $k$ represents the secondary-to-primary turns ratios of the transformer. The voltage across the leakage inductance of transformer can be derived from (2) and (3) and is given as follows

$$
\begin{equation*}
\mathrm{V}_{\mathrm{Lkk}}+\mathrm{V}_{\mathrm{Llkb}}+\mathrm{V}_{\mathrm{Llkc}}=0 \tag{4}
\end{equation*}
$$

Stage1[0-t0]:
Fig.4(a)ShowsQ1,Q2,Q6,andDf2are conducting at the primary side, and DR1 and DR6are conducting at the secondary side. $\mathrm{VAB}=\mathrm{Vin} / 2, \mathrm{VBC}=0$, and $\mathrm{VCA}=-\mathrm{Vin} / 2$. From (1), (2), (4), and other constraints between voltages and currents of transformers, the following expressions can be obtained.

$$
\begin{aligned}
& V p a=\frac{V i n}{2}, V p b=0, V p c=-\frac{\operatorname{Vin}}{2}(5) \\
& \text { Vrect }=V s a-V s c . k . V \operatorname{in}(6)
\end{aligned}
$$

Where VpiandVsiare the primary voltage and secondary voltage of transformers, I represents the subscripts $a, b$, and c .

Stage 2[t0- t1]:
Fig. 4 (b)ShowsAtt0,Q1is turned off, the line current iAchargesC1 and discharges C4 linearly, and the rectified voltage decreases. As C1 limits the rising rate of the voltage across $\mathrm{Q} 1, \mathrm{Q} 1$ is zero-voltage turn-off. The voltages across C 1 and C 4 are

$$
\begin{equation*}
V c 1(t)=\frac{1}{c p} k I o(t-t o) \tag{7}
\end{equation*}
$$

$$
\begin{equation*}
V c 4(t)=\frac{V i n}{2}-\left(\frac{1}{c p} k \cdot I o(t-t o)\right) \tag{8}
\end{equation*}
$$

At $\mathrm{t} 1, \mathrm{vC} 1$ rises to VIN $/ 2$, and VC4 decays to zero; therefore, D4conducts naturally, and Vrect decreases to zero.

Stage 3[t1- t2]:

Fig.4(c)ShowsafterC1 is fully charged, the current flowing through C1 transfers to Cssand begins to charge Css. The voltage across Csswill increase and block Df2 to be off. During this stage, $\mathrm{VAB}=\mathrm{VBC}=\mathrm{VCA}=0$. D 4 conduct sand clamps the voltage across Q4 at zero, so Q4 can be turned on at zero-voltage condition. DR1 and DR6 conduct, and Vrectis still zero.

## Stage4[t2- t3]:

Fig. 4 (d) Shows At t2,Q6is zero-voltage turned-off and VABincreases reversely. If vpakeepsconstant,the polarity of the voltage applied on Llkawill be non associated with the current flowing through Llka; as a result, ipawill decrease and cannot provide the load current, then DR3 begins to conduct, and the current commutation between DR1 and DR3occurs. In the primary stage, C3 and C6 resonate with the leakage inductances and the resonant inductances, and the following expressions will be obtained.

$$
\begin{align*}
& \mathrm{V} c 3(t)=\frac{V i n}{2}-\left(\frac{1}{2} k \cdot I o \cdot Z r \cdot \sin [\omega r(t-t 2)]\right) \\
& V c 6(t)=\left(\frac{1}{2} \cdot \mathrm{k} \cdot I o \cdot \mathrm{Zr} \cdot \sin \left[\omega \mathrm{r}\left(\mathrm{t}-\mathrm{t}_{2}\right)\right](10)\right. \\
& \mathrm{i}_{\mathrm{A}(\mathrm{t})}=\frac{3}{2} k \cdot I o+\frac{1}{2} k \cdot I o \cos [\omega r(t-\mathrm{t} 2)](11) \\
& \mathrm{i}_{\mathrm{B}(\mathrm{t})}=-k \cdot I o \cos [\omega r(t-t 2)](12) \\
& \mathrm{i}_{\mathrm{C}(\mathrm{t})}=-\frac{3}{2} k \cdot I o+\frac{1}{2} k \cdot I o \cdot \cos [\omega r(t-\mathrm{t} 2)](13) \tag{13}
\end{align*}
$$

During this stage, $V_{\text {rect }}$ remains at zero. When $V_{c 3}$ decays to zero, $D_{3}$ conducts naturally.

Stage5[t3-t4]:
Fig. 4 (e) Shows As D3 is conducting, the voltage across Q3 is clamped at zero; therefore, Q3 is turnedon at zerovoltage condition. During this stage, Q2,Q3, and Q4 conduct in the primary stage, $\mathrm{VAB}=-\mathrm{Vin} / 2, \mathrm{VBC}=\mathrm{Vin} / 2$, and $\mathrm{VCA}=0 . \mathrm{DR} 1, \mathrm{DR} 3$, and DR6 conduct in the secondary stage, and Vrect= 0 . From (1), (2), (4), and other constraints between voltages and currents of transformers, the expressions of the phase currents are given in (14)-(16)

$$
\begin{align*}
& \mathrm{i}_{\mathrm{pa}(\mathrm{t})}=\mathrm{i}_{\mathrm{pa}(\mathrm{t} 3)}-\frac{V i n}{2 L p} \cdot(\mathrm{t}-\mathrm{t} 3)(14) \\
& \mathrm{i}_{\mathrm{pb}(\mathrm{t})}=\mathrm{i}_{\mathrm{pb}(\mathrm{t} 3)}+\frac{\mathrm{Vin}}{2 \mathrm{Lp}} \cdot(\mathrm{t}-\mathrm{t} 3) \\
& \mathrm{i}_{\mathrm{pc}(\mathrm{t})}=-\mathrm{kIo} \tag{16}
\end{align*}
$$

Therefore, the line currents can be obtained from (14) to (16)

$$
\begin{aligned}
& \mathrm{i}_{\mathrm{A}(\mathrm{t})}=\mathrm{i}_{\mathrm{A}(\mathrm{t} 3)}-\frac{V i n}{2 L p} \cdot(\mathrm{t}-\mathrm{t} 3)(17) \\
& \mathrm{i}_{\mathrm{B}(\mathrm{t})}=\mathrm{i}_{\mathrm{B}(\mathrm{t} 3)}+\frac{\operatorname{Vin}}{\mathrm{Lp}} \cdot(\mathrm{t}-\mathrm{t} 3)(18) \mathrm{i}_{\mathrm{c}(\mathrm{t})}=\mathrm{i}_{\mathrm{C}(\mathrm{t} 3)}-\frac{\operatorname{Vin}}{2 \mathrm{Lp}} \cdot(\mathrm{t}- \\
& \mathrm{t} 3)(19)
\end{aligned}
$$

At the secondary stage, Isaflows through DR1 and decreases with ipafrom (14).When Isadecreases to zero, DR1 turns off and DR2 conducts. It should be noted that the rectified voltage is lost during the interval t 34 , compared with the primary line voltage. Therefore, the duty cycle loss in SDCM is defined as

$$
\begin{equation*}
D \operatorname{loss} 1=\frac{t 34}{\frac{T s}{3}}=\frac{6 \mathrm{k} . \mathrm{Io} . \mathrm{Lp}}{\text { Vin.Ts }} \tag{20}
\end{equation*}
$$

Where Tsis the switching period.

## Stage 6 [t4-t5]:

Fig. 4 (f) Shows During this stage, $\mathrm{VAB}=-\mathrm{Vin} / 2, \mathrm{VBC}=$ Vin $/ 2, \mathrm{VCA}=0$.

Iscflows through DR6, iscand decreases with ipc. When iscdecreases to zero, DR6 turns off, the primary and secondary currents of transformer Trcare both zero. The time interval of this stage is given by
$\mathrm{t} 45=(4 \mathrm{k} . I o . L p) /$ Vin (21)

## Stage 7[t5- t6]:

Fig. 4 (f) ShowsQ2,Q3, and Q4 conduct at the primary side, while DR2 and DR3 conduct at the secondary side, and the rectified voltage is kVin , whichissimilartothestagel.


4 (c)
Fig 4: Equivalent circuits under different operation stages. (a) Prior to[0 t0] . (b) [t0, t1]. (c) [t1, t2]


Fig 4: Equivalent circuits under different operation stages (d) [t2, t3]. (e) [t3, t4]. (f) [t4, t5] Technology, Management and Research

A Peer Reviewed Open Access International Journal


4 (g)
Fig 4: Equivalent circuits under different operation stages (g) [t5, t6]

## IV.SIMULATION RESULTS FOR THREE PHASE THREE LEVEL DC/DC CONVERTER:

In fig. 5 Simulink modelof a $200 \mathrm{~V} / 16 \mathrm{~V}$ DC-DC converter has been proposed. In fig.6.output waveforms of the proposed converter is shown. In the proposed converter there is total six switches out of it Q1,Q3, Q5 are given with same duty cycle and Q2,Q4,Q6 are same having same duty cycle.

Though the switches have same duty cycle all the switches not on for the same time In the proposed converter there are total six switches in which all are under goes soft switching for different duty cycles Fig. 7 \& Fig. 8 shows the simulation results for $\mathrm{D}=20 \%$.


Fig 5: Simulink diagram of three phase Three-Level DC-DC converter

As the duty cycle increases the output voltage will increasesis shown in Table 1 .In which the output voltage will increases form $\mathrm{D}=20 \%$ to $46 \%$ and efficiency also increases.Fig6 represents output waveforms of the converter and three phase output voltage also observed in which all the phases are shifted by $120^{\circ}$.Fig 7 represents soft switching of the proposed converter for Q1 and Q4 switches .Which is also same for Q2,Q3,Q5,Q6.Fig.7a showsvoltage across Q1,fig 7b.shows the ZVS for Q1 from off to on \&fig7c shows on to off of Q1 under the ZVS. Fig 8a shows voltage across Q 4 ,fig 8 b .shows the ZVS for Q4 from off to on \&fig 8c.shows on to off of Q4 under the ZVS.Fig9 shows graph between efficiency and load current at duty cycle $\mathrm{D}=20 \%$, which will also represents the efficiency is high for with soft switching than without soft switching.


Fig 6: output waveform Simulation results for Duty cycle 20\% Voltage across Q1


Fig7: for $\mathbf{2 0} \%$ duties cycle (a) voltage across switch Q1, (b). zvs turn off-on Q1(c)zvs turn on-off Q1.



Fig8: for 20\% duty cycles (a) voltage across switch Q4, (b). zvs turn off-on Q4(c) zvs turn on-off Q4.

TABLE1:

| Duty <br> cycle <br> (\%) | Output <br> voltage <br> (V) | Efficiency <br> with soft <br> switching <br> (\%) | Efficiency <br> without <br> soft <br> switching <br> (\%) |
| :---: | :---: | :---: | :---: |
| 15 | 6.56 | 51.78 | 38.29 |
| 20 | 11.7 | 64.67 | 44.1 |
| 30 | 13.95 | 69.81 | 50.36 |
| 40 | 15.33 | 71.45 | 54 |
| 48 | 15.8 | 81.87 | 57.77 |



Fig 9: Load current Vs Efficiency at $\mathrm{D}=\mathbf{2 0 \%}$

## IV. CONCLUSION:

Soft switching scheme is achieved in each and every switch. Voltage stress across each switch was reduced. By increasing the voltage levels the size of the filter elements may also reduce. The switching losses in the proposed converter are reduced. The proposed control scheme features the following characteristics:

1) Compared with the hard switching technique the losses in switches predominately reduced
2) The input capacitors can realize automatic and inherent voltage balancing, which ensures that all the switches sustain only one-half of the input voltage.3)The TPTL converter will operate in different duty cycles.

## REFERENCES:

[1] F. Liu, G. Hu, and X. Ruan, "Three-phase three-level DC/DC converter for high input voltage and high-power applications-adopting symmetrical duty cycle control," IEEE Trans. Power Electron ., vol. 29, no. 1, pp. 56-65, Jan. 2014.
[2] D. V. Ghodke, K. Chatterjee, and B. G. Fernandes, "Modified soft switched three-phase three-level DC-DC converter for high-power applications having extended duty cycle range," IEEE Trans. Ind. Electron.,vol. 59, no. 9, pp. 3362-3372, Sep. 2012.
[3] D. V. Ghodke, K. Chatterjee, and B. G. Fernandes, "Three-phase three level, soft switched, phase shifted PWM dc-dc converter for high power applications," IEEE Trans. Power Electron ., vol. 23, no. 3, pp. 12141227, May 2008.
[4] J. Jacobs, A. Averberg, and R. De Doncker, "A novel three-phase DC/DC converter for high-power applications," in Proc. IEEE Power Electron.Spec. Conf., 2004, pp. 1861-1867.
[5] H. Cha and P. Enjeti, "A novel three-phase high power current-fed DC/DC converter with activeclamp for fuel cells," in Proc. IEEE Power Electron. Spec. Conf., 2007, pp. 2485-2489.
[6] A. K. S. Bhat and R. L. Zheng, "A three-phase seriesparallel resonant converter-analysis, design, simulation, and experimental results," IEEETrans. Ind .Appl ., vol. 32, no. 4, pp. 951-960, Jul./Aug. 1996.
[7] R. W. De Doncker, D. M. Divan, and M. H. Kheraluwala, "A three phasesoft-switched high-power-density DC/ DC converter for high-power applications,"IEEE Trans. Ind. Appl., vol. 27, no. 1, pp. 63-73, Jan./Feb.1991.
[8] P. D. Ziogas, A. R. Prasad, and S. Manias, "Analysis and design of a three phase off-line DC/DC converter with high frequency isolation," in Proc.IEEE Ind. Appl. Soc. Annu. Meeting, 1988, pp.813-820. [9] H. Kim, C. Yoon, and S. Choi, "A three-phase DC-DC converter for fuel cell applications," in Proc. IEEEPowerElectron.Spec. Conf.,2008,pp.1290-129.

## Authors Details:

G.Sowjanya She completed her B. Tech in electrical and electronics engineering from PNC\&VIET, Guntur, in the year 2012. Currently she pursuing M. Tech in Power electronics and drives from Nova College of engineering, Vijayawada.
B. Vinod Kumar Received the B. Tech from Sir C R REDDY College of engineering and technology (Electrical \& Electronics Engineering), Eluru, West godhavari, M. Tech from Nimra College of engineering and Technology, Jupudi, Krishna. Currently he is working as an Assoc. Professor in Dept. of EEE in Nova College of engineering, Vijayawada.

