

## VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters For Ultra High Speed Wide Band Rate Conversion



**J.Lingaiah, M.E (Communication)**  
Associate Professor & HoD  
Department of ECE  
Arjun College of Technology &  
Science.



**Mr.M.Raviteja, M.Tech**  
Assistant Professor,  
Department of ECE  
Arjun College of Technology &  
Science.



**M.Srisailam**  
M.Tech (VLSI)  
Department of ECE  
Arjun College of Technology &  
Science.

### Abstract:

*Cascaded Integrator Comb (CIC) filters are widely used in Multirate signal processing as a filter in both decimator (decrease in the sampling rate) and interpolator (increase in the sampling rate). This paper discusses the architecture, design and implementation aspects of decimator and interpolator using CIC filter and comparison between the results in hardware and simulations. The hardware is implemented in FPGA and verified with Modelsim & Lab VIEW simulation results. CIC filters serve as powerful anti aliasing agents before decimation and anti imaging agents for interpolated signals. This paper also discusses about the method to improve the CIC attenuation. CIC Decimator and Interpolator were coded in Verilog, simulated using Modelsim simulator and Lab VIEW and implemented using Xilinx FPGA device.*

**Index Terms-** CIC Filter, Decimator, Interpolator, Multirate, Modelsim, Lab VIEW, FPGA.

### Introduction

The advent of larger and faster FPGA's has opened up new avenues in the field of digital signal processing. The large array of configurable logic blocks within the FPGA gives great hardware flexibility together with

speed. Once configured, the FPGA as a system is not as flexible as a general purpose processor system but is much faster. For many DSP applications speed is important, especially for the initial processing of the data, after which the data rate reduces and becomes easier for processing.

In many applications, the signal of interest may not be at the optimum part of the spectrum for processing, for example in a communications system the signal band may be narrow, only KHz wide, but the signal band could be centered at RF frequencies, at many MHz. If the signal is sampled according to the Nyquist criteria, i.e. twice the highest frequency, then the data rate for the RF signal will be very high. Processing the data at this high rate is both difficult and expensive in terms of the amount of hardware required. Also, data transfer between two systems working at different rates requires rate change between them. The rate change process is done by using a decimator (for decreasing the rate) or interpolator (for increasing the rate) along with a filter.

In decimation or interpolation applications where the rate change factor is large (typically 8 or greater), an FIR filter implementation might be prohibitively costly due to the large number of filter taps that would be required. Cascaded Integrator Comb (CIC) filters are apt for anti-aliasing filtering prior to decimation and for anti-imaging filtering for interpolated signals. Both applications are associated with very high-data rate filtering. CIC filter is an optimized class of finite impulse response filters. First introduced by Hogenauer [1], CIC filters provide a very efficient means of implementing decimation and interpolation functions without using multipliers. This paper discusses the basics, architecture and implementation aspects of decimation and interpolation process using CIC filter and comparison between the results from Modelsim and Lab VIEW.

**CIS Filter Structure**

Cascaded integrator-comb filters are multirate filters developed for creating large sample rate changes in digital systems. CIC filters consist of adders, subtractors and registers, and hence are multiplier void structures[2]. CIC filters originate from the standard moving averager which is a simple form of filter.




Fig.1 (a) Standard moving average filter (b) Recursive running sum filter (c) CIC version of a D-point averaging filter

The time domain equation and the z-domain transfer function H(z) of a standard moving average filter depicted in Fig.1(a) is

$$y(n) = 1/D [x(n) + x(n-1) + x(n-2) + \dots + x(n-D+1)]$$

$$H(z) = 1/D [1 + z^{-1} + z^{-2} + \dots + z^{-(D-1)}]$$

An equivalent, but more computationally efficient form of the moving averager is the recursive running sum filter depicted in Fig.1(b) which is a direct form 2 representation of standard moving averager, whose time domain equation and z-domain transfer function H(z) are

$$y(n) = 1/D [x(n) - x(n-D)] + y(n-1)$$

$$H(z) = 1/D (1 - z^{-D}) / (1 - z^{-1})$$

The recursive running sum filter has an advantage that it requires only two additions per output sample.

The classic form of a first-order CIC filter is obtained by condensing the delay line representation and ignoring the 1/D scaling in Fig.1(b). The cascade structure is shown in Fig.1(c). The feed-forward portion of the CIC filter is called the comb section, whose differential delay is D, while the feedback section is typically called an integrator. The comb stage subtracts a delayed input sample from the current input sample, and the integrator is simply an accumulator to which the next sample is added at each sample period. The time domain equation and z-domain transfer function H(z) are

$$y(n) = [x(n) - x(n-D)] + y(n-1)$$

$$H(z) = (1 - z^{-D}) / (1 - z^{-1})$$

Figure 2 shows the time domain impulse response of a single stage CIC filter. The positive impulse from the comb filter starts the integrator's all-ones output. Then D samples later the negative impulse from the comb filter arrives at the integrator to zero all further filter output samples. Although recursive, CIC filter has a finite impulse response.




Fig.2 Single-stage CIC filter time-domain responses when D = 5

The magnitude and linear-phase response of a D = 5 CIC filter is shown in Fig.3 where the frequency axis is normalized to 'fs', the input signal samplerate.




Fig.3 Characteristics of a single-stage CIC filter when D = 5. (a) Magnitude response (b) Phase response; (c) Pole/zero locations.

CIC filters are based on the fact that perfect pole/zero cancelling can be achieved. This is only possible with exact integer arithmetic. The z-plane pole/zero characteristics of a D=5 CIC filter are provided in Fig.3(c) where the comb filter produces D zeros, equally spaced around the unit-circle, and the integrator produces a single pole canceling the zero at z=1

The frequency response of a CIC filter can be obtained from the z-domain transfer function by setting z=e^{j\omega} resulting in a sin(x)/x like lowpass filter centered at 0 Hz

$$H(e^{j\omega}) = (1 - e^{-j\omega D}) / (1 - e^{-j\omega})$$

$$= e^{-j\omega(D-1)/2} \sin(\omega D/2) / \sin(\omega/2)$$

The magnitude of H(e^{j\omega}) at 0 Hz gives the DC gain of the CIC filter

$$|H_{DC}(e^{j\omega})|_{\omega=0} = |\sin(0) / \sin(0)| = 0/0$$

Using Marquis de L'Hospital's rule

$$|H_{DC}(e^{j\omega})|_{\omega=0} = (D/2) \cos(\omega D/2) / (1/2) \cos(\omega/2)$$

So, the DC gain of a CIC filter is equal to the comb filter delay D[3].

**CIC DECIMATOR**

CIC filters are used for anti-aliasing filtering prior to decimation. Decimation is the process of reducing the sampling rate at the output of one system so a system

operating at a lower sampling rate can input the signal. It consists of a digital anti-aliasing filter and a sample rate compressor. CIC decimator is obtained by swapping the order of the integrator and comb stages in the CIC filter structure and then including decimation by sample rate change factor  $R$ . It is permitted to swap the order of the comb and integrator sections because the operations are linear. Comb section must be on the side of the filter operating at the lower sample rate to reduce the storage requirements [4].

Fig.4 shows the structure of a CIC decimator




Fig.4 CIC Decimator

The decimation operation “ $\downarrow R$ ” means discarding  $R-1$  samples for every  $R$  samples of the filtered signal resulting in an output sample rate of  $f_{sout} = f_{sin}/R$ . To prevent aliasing at the lower rate, the digital filter is used to bandlimit the input signal to less than  $f_{sin}/2R$  beforehand [5].




Fig.5 Frequency magnitude response of a first-order,  $D = 8$ , decimating CIC filter. (a) Response before decimation (b) Response and aliasing after  $R = 8$  decimation

Fig.5(a) shows the frequency magnitude response of a  $D = 8$  CIC filter prior to decimation. The spectral band, of width  $B$ , centered at 0 Hz is the desired pass-band of the filter. The  $B$ -width shaded spectral bands centered about multiples of  $f_{sin}/R$  in Fig.5(a) will alias directly into our desired pass-band after decimation by  $R = 8$ , as shown in Fig.5(b). The largest aliased spectral component, in this example, is approximately 16 dB below the peak of the band of interest.

### CIC INTERPOLATOR

CIC filters are used for anti-imaging filtering for interpolated signals. Interpolation is the process of upsampling followed by filtering [2]. Upsampling is the process of inserting zero-valued samples between original samples to increase the sampling rate. Upsampling creates in the original signal unwanted spectral images centered on multiples of the original sampling rate. The filtering removes these undesired spectral images. In the CIC interpolator the comb section comes before the integrator. Fig.6 shows the structure of a CIC interpolator.




Fig.6 CIC Interpolator

The interpolation operation  $\uparrow R$  symbol means inserting  $(R-1)$  zeros between each  $x(n)$  sample, yielding a  $y(n)$  output sample rate of  $f_{sout} = R \cdot f_{sin}$ .

Fig.7 Single Stage,  $D = R = 8$ , interpolating CIC filter spectra. (a) Input spectrum before interpolation (b) Output spectral images

After interpolation, unwanted images of the spectral bandwidth ‘ $B$ ’ of the baseband spectrum reside near the null centers, located at integer multiples of  $f_{sout}/R$  as shown in Fig 7.(a). These images are rejected as they reside in the stop band of the CIC filter.

### IMPROVING CIC ATTENUATION

The CIC filter anti-aliasing and image-reject attenuation can be improved by increasing the order  $M$  of the CIC filter using multiple stages. Fig.8 shows the structure and frequency magnitude response of a third-order ( $M = 3$ ) CIC decimating filter. The comb section operates at



the low sampling rate  $f_{s,in}/3$ . The comb stages have a differential delay of  $D$  samples per stage. The differential delay controls the filter's frequency response. Since the 3 CIC stages are in cascade, the overall frequency magnitude response will be the product of their individual responses. Hence, the largest aliased spectral component here is approximately 48 dB below the peak of the band of interest.




Fig. 8 Third-order ( $M = 3$ ),  $D = R = 8$  CIC decimation filter. (a) Structure (b) Magnitude response before decimation

ANALYSIS FOR IMPLEMENTATION

In CIC filters, the comb section can precede, or follow, the integrator section. However, it is sensible to put the comb section on the side of the filter operating at the lower sample rate to reduce the storage requirements in the delay. Hence it is better to use the structure as shown in Fig. 9.



Fig. 9 Single-stage CIC filters implementations: (a) For decimation (b) For interpolation

The comb section's new differential delay is decreased to  $N = D/R$ , reducing data storage requirements and the comb section now operates at a reduced clock rate. Both of these effects reduce hardware power consumption.

The DC gain of an  $M$  stage CIC decimator is  $(NR)^M$  and that of CIC interpolator is  $(NR)^M/R$ . Hence there is a register growth phenomenon at the output. So the output bit width should be kept big enough so as to accommodate this growth [3].

The maximum output data width  $B_{out}$  of CIC decimator is  $B_{out} = \log_2 (RN)^M + B$

The maximum output data width  $B_{out}$  of CIC interpolator is  $B_{out} = \log_2 (RN)^{M/2} + B$

where  $B$  is the input data width.

The other major issues with CIC are pass-band drooping and wide transition regions [6]. In typical decimation/ interpolation filtering applications, it is desired to have a reasonably flat pass-band and narrow transition region filter performance. This is achieved by using compensation and pre-conditioning FIR filters. The compensation FIR filter's frequency magnitude response is ideally an inverted version of the CIC filter pass-band response as shown in Fig. 10. The compensated response will have a flat pass-band and narrow transition region. Compensation filters are used after CIC decimators and pre-conditioning filters are used before CIC interpolators as shown in Fig. 11.




Fig. 10 Compensation FIR filter magnitude Responses with a first-order decimation CIC filter




Fig. 11 (a) decimation (b) interpolation

### Final results of CIC based DDC

The following two figures show the simulation results obtained for CIC based DDC. Detailed labels are written below each waveform.




Fig. 12: DDS core and mixer outputs

In the above figure 12 the test input signal is a mixed signal with 300KHz and 2 MHz. This signal is obtained by multiplying two DDS's outputs. This is the first waveform (after rst and clk signals) in the above figure. The second waveform is 2 MHz carrier which is generated with another DDS. Next waveform is mixer output for in phase (I) channel.




Fig. 13: CIC, CFIR and PFIR outputs

In the above figure 13 first the decimated clock is shown. This is decimated with a factor of 8. The second figure in above figure is the integrator stage output of CIC architecture. The next waveform is the complete CIC output. We can notice the CIC output is coming with decimated clock. Next in the figure compensating FIR filter (CFIR) output is shown. This becomes input to programmable FIR (PFIR) filter. The last waveform shows the output of PFIR filter. As expected the 300KHz base band signal with decimated clock is recovered.

### CIC based DDC - Chipscope results

The CIC after porting on FPGA is tested with chipscope. Because of memory limitations on FPGA each stage output is not capture on chipscope. Only the

input and output are connected to chipscope data port. The below figure 6.3 shows the test input signal for DDC which is 300KHz mixed with 2 MHz carrier. We can notice that the in\_data check box is selected in the bus plot.




Fig. 14: Final input chipscope result

The below figure 14 shows the output of the DDC. Note that the PFIR\_out check box is selected in the bus plot. It can be see that the output is 300 KHz sin wave.




Fig. 15: Final output chipscope result

### Synthesis of CIC based DDC

Table 1.2: Device utilization summary

Selected Device : XC3s500efg320-4			
Number of IOs : 50			
S.no	Logic utilization	Used	Utilization
1	Number of Slices	3986 out of 4656	87%
2	Number of Slice Flip Flops	2635 out of 9312	28%
3	Number of 4 input LUTs	5322 out of 9312	57%
4	Number of bonded IOBs	26 out of 232	11%
5	Number of MULT18X18SIOs	9 out of 20	45%
6	Number of GCLKs	3 out of 24	12%
7	Number of DCMs	1 out of 4	25%

**Table 1.3: Timing summary**

Speed grade : -4	
1	Minimum period :16.196ns(Maximum Frequency:61.744MHz)
2	Minimum Input Arrival time before clock: No path found
3	Maximum output required time after clock:7.245ns
4	Maximum combinational path delay:4.733ns

### Inference of CIC based DDC

A decimating CIC filter is merely a very efficient recursive implementation of a moving average filter, with NR taps, whose output is decimated by R. Likewise, the interpolating CIC filter is insertion of R-1 zero samples between each input sample followed by an NR tap moving average filter running at the output sample rate  $f_{s,out}$ . The cascade implementations result in total computational workloads far less than using a single FIR filter alone for high sample rate change decimation and interpolation. CIC filter structures are designed to maximize the amount of low sample rate processing to minimize power consumption in high-speed hardware applications. Again, CIC filters require no multiplications; their arithmetic is strictly additions and subtractions. Their performance allows us to state that, technically speaking, CIC filters are lean, mean filtering machines.

The simulation results of CIC based DDC conclude that a input of 300kHz and 2MHz which is generated from DDS ip core is mixed and given to CIC decimation filter, the input signal is down converted by a factor 8with respect to the decimation clock and the output of CIC filter as pass band droop. So the output of the CIC filter is fed to compensation FIR filter (CFIR) and then fed to programmable FIR filter (PFIR) which reduces the transition band. The CFIR and PFIR filters are designed in MATLAB FDA tool, which generates the filter coefficients. These filter coefficients are used in VHDL package (user defined package) and the package is used in the project.

### CONCLUSION

The CIC filter structure is analyzed and is used in the design and implementation of decimator and interpolator. A rate change of 32 is taken and 3 stage and 4 stage filters are analyzed. The number of stages and rate factor are made programmable and the circuit is reconfigurable for different hardware parameters. The designs are simulated and verified between Modelsim simulator and Lab VIEW. The device utilization summary for decimator and interpolator with different stages are implemented in Xilinx Spartan 3 FPGA and verified in hardware.

### ACKNOWLEDGEMENT

We submit this work at the lotus feet of our master 'AMMA', our guiding force and inspiration. We wish to express our sincere gratitude to Amrita Vishwa Vidyapeetham for providing us with valuable resources in the VLSI labs and digital library. Above all we thank God Almighty for all her blessings.

### REFERENCES

- [1] Eugene B. Hogenauer, "An Economical Class of Digital Filters for Decimation and Interpolation", IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP-29, no. 2, pp. 155-162, Apr 1981
- [2] Xilinx IP Center, "CIC Compiler datasheet", Version 1.1.
- [3] Milos D. Ercegovic, Tomas Lang "Digital Arithmetic", pp 631-664, Morgan Kaufmann Publishers, USA.
- [4] Emmanuel C. Ifeachor and Barrie W. Jervis, "Digital Signal Processing", 2nd ed., Pearson Education: 2002, pp. 581-585
- [5] Gordana Jovanovic Dolecek and Sanjit K. Mitra, "A New Sharpened Cascaded Comb Cosine Decimation Filter"



[6] J. Mitola, "The Software Radio Architecture,"  
IEEE Communications magazine, vol. 33, no. 5, pp.  
26-38, May 1995.

[7] Fredric J. Harris, Multirate Signal Processing For  
Communicating Systems, 2004.

[8] Uwe Meyer-Baese. "Digital Signal Processing with  
Field Programmable Gate Arrays". Springer-Verlag,  
New York, Inc., Secaucus, NJ, USA, pp. 70-75, 200.

[9] K.-Y. Khoo, Z. Yu, and A. N. Willson, Jr.,  
"Efficient high-speed CIC decimation filter," Proc.  
11th Annual IEEE International ASIC Conference, pp.  
251-254, 1998.

[10] Matthew P. Donadio, "CIC Filter Introduction",  
July 18, 2000.