

## High Speed Hybrid Double Multiplication Architectures Using New Serial out Bit Level Mastrovito Multiplier for Irreducible Polynomials

**M.Rajya Lakshmi**

VLSI & ES,

Department of ECE,

Prakasam Engineering College,

Kandukuru, Prakasam Dt, A.P.

**Dr.Ch.Ravi Kumar**

HOD,

Department of ECE,

Prakasam Engineering College,

Kandukuru, Prakasam Dt, A.P.

### Abstract:

Serial-bit level multiplication scheme has important internal feature. As a result of the multiplication of each clock cycle to generate a bit of it one has the ability to output. However,  $GF(2^m)$  is based on the representation of the general use of the multipliers in the existing serial bit-level computational complexity, which limits its usefulness for many applications; Thus, the optimum use of the serial bit-level representation on the basis of polynomial coefficient is needed. In this paper, we propose a new serial bit-level Mastrovito multiplier schemes. We are in terms of the complexities of the time, the proposed multiplier schemes available in the literature have shown to outperform existing serial bit-level schemes. In addition, the proposed use of multiple schemes, we present a new hybrid-double multiplication architectures. Best of our knowledge, this represents the first time using a polynomial coefficient of such a hybrid structure is proposed. The serial bit-level patterns and schemes presented by the proposed hybrid-double multiplication architectures (10 schemes in total) are implemented over both  $GF(2^{163})$  and  $GF(2^{233})$ , and experimental results are presented.

### Keywords:

Elliptic curve cryptography, double hybrid multiplier, Binary Edwards curves, generalized Hessian curves, Gaussian normal basis.

### Tools:

- Modelsim 6.4b
- Xilinx ISE 10.1

### Languages:

- VHDL/Verilog HDL

### Introduction:

It appears that Miller [1] and koblitz [2] limited to the fields of a group of elliptic curve points on elliptic curve cryptography (ECC) public-key cryptography that can be used independently Method. Compared to RSA, ECC offers the same level of employees in small key size [3]. Therefore, in terms of time-area trade is crucial to the effective implementation of the ECC. For server applications, high-speed implementations small and need to be considered for use in embedded devices is required, however, the main concern. As a field programmable gate array (FPGAs) and application-specific integrated circuit, using a variety of hardware platforms. Edward and generalized Hessian binary curves recently [18] and [19] have been introduced. It is a generic elliptic curves in all the fields of binary input [18] In addition to all of the pairs of unified principles for the work to obtain full and Edwards, and was written in a simple Hessian form. However, some of the works of literature of the curve [20] is the multiplication, and [17] wanted to run. [20], in the multiplication of binary Edwards curves point in the ASIC implementation (BECs) has been submitted for resource constrained applications. [17], finite field arithmetic, as well as a high degree of parallelization of the curvature of the compounds have been

investigated to evaluate the low-level parallelization of time - in the area of trade - offs. Study results suggest that the level of parallelization curve, but the curve point multiplication unified and complete, but they [21] compared the results of the multiplication of the point of the proposed binary generic curves and slow [4]. The four parallel finite field multipliers which employees need to be combined with the three levels of the product in addition to point (PA) and the doubling of computing the data dependency. [4] and [22] pointed out that the binary normal curves point multiplication on require only two level of multiplications in a curve. Three or more parallel multiplier. Thus, new methods and structures of ECC computations are required to investigate all levels of parallelization and scalability. The main purpose of this paper is to point out the multiplication specifically targeted applications of high performance ECC cryptographic primitives provides a new structure in order to reduce the latency of the computation.

In this paper, we propose a new scheme, a hybrid double-point multiplication Edwards reduce the latency binary multiplication technique proposed in [23] using the generalized Hessian curves. [23] as the level of conventional hybrid double-digit level of the coefficient multiplier to the same latency using the same measures in the two multiplications. This scheme reduces the latency of the curve point multiplication and hence increase the speed of the multiplication of the binary Edwards and generalized to the point hessian curves. In the proposed scheme is the only [23] and [17] higher than presented in previous works should be noted that the merger. Putations ECC for data integrity in the field, such as various logic multipliers, adders and binary field squarers not understand how the calculation is to move between the elements of the first data flow analysis. Then, an internal analysis to determine where and why we field multiplications double-double multiplier employ hybrid we can. The results of the multiplication of the curve point in Curves, as well as the completeness of the usual binary speed is offering a contest.

Practical, evaluate the performance of the proposed scheme, we are using the hybrid double multiplier using two crypto processors design and VHDL code and run it on Xilinx Virtex-4 and Virtex -7 FPGAs. In the preliminaries, the Gaussian normal manner (VCE) and hybrid double multiplication performed. Also, binary Edwards and generalized curves Hess section. In briefly explained in section 3, point multiplication is displayed with a latency reduction scheme. Section 4, Section 5 explained. In proposed ECC crypto processors are not two FPGAs and their time on the implementation of a cryptographic processors and the results are presented. Finally, Section 6, the paper concluded.

#### **LITERATURE SURVEY:**

A large number of errors, because they have the ability to correct the error correction described in this paper basically memory devices, the memory is used for the applications important to the majority logic decodable codes. However, the performance of the memory they need to have a big influence the decoding time. Technical standards, in memory devices become larger and more powerful error correction codes are needed. Euclidean geometry to overcome the problems in this paper as they use more modern codes. These codes can correct a number of errors, but usually requires complex decoders. Serially with the majority logic decoding circuitry can be implemented in a very simple, but it requires long periods of decoding. Memory, this is an important parameter for the access to the system can increase the time.

Increase the size of the code, so the majority of the increase in the time of decoding the decoding logic (implemented serially), N iterations required. EG-LDPC code, the code word is used in this method (Euclidean geometry -Low Density Parity Check), there is a majority One Step Logic Decodable code. It uses the algorithm to check the code. There is nothing to check the algorithm, but code word is associated with a numerical value to be transmitted. The receiver then receives the code word at the end of the numerical values associated with the error identification is a

comparison of some numerical value. There. The method is easy to implement using existing hardware. This method is more time for decoding. As well as the power consumption and the need for the region are high. One step is to identify the shortcomings of the majority of serially MLDD serial technique uses Logic decoder. [2] In this article, the author of the noisy channel (Additive White Gaussian Noise) in the presence of PSK and FSK modulation techniques Reed Solomon code (RSC) of the bit error rate (BER) on performance analysis explains. In this paper, 32- FSK (frequency shift keying), PSK (phase shift keying) modulation coded communication system is used for the simulation. In addition to the use of Monte Carlo simulation and calculation of the rate of BER MATLAB / SIMULINK is done using the tool. The results are shown using BERTOOL. In order to compare the performance of the block length is fixed, we have taken a different code rates. Forward error correction technique used to detect and correct errors in the AWGN noise received from the channel.

Burst errors or noise and improves performance by removing the received signal using Reed Solomon codes that can be encoded. AWGN channel satellite and in-depth information, but it is not a good model for multi-path interference as a good model for terrestrial links. FSK and PSK signal to detect and also do this in the calculation of this data leads to delay and is also a process for the circuit system are more complicated. The proposed system cannot cope with this problem. [3] The Reed-Solomon codes, sequential About the author explains the key equation solver algorithm is presented. This work is on-the-fly (OTF) error prevention storage devices with the highest data rate coding (ECC) is inspired by the need.


**Existing Method:**

**PRELIMINARIES:**

**2.1 Gaussian Normal Basis:**

A feature of the limited fields, in a simple manner,  $N =$  constructed from  $\{., \dots\}$  GF () is a normal element of the known). The right to a normal cyclical change, then by any means, any element), say,  $A =$  (can be

represented  $ASA =$ . Squaring in general is based on the yak ievded  $= ( \dots \dots [3]$  note, which is IEEE 1363 [25 ] and NIST [3] for each  $m > 1$  for the elliptic curve digital algorithm and exist a special class on the basis of common standards, which is included in the price if it hardware. Gaussian simple manner, without the implementation of this operation is fast and the values of 571, 233, and time is not divisible by 8 in terms of the type T, GNB complexities of multiple NIST, ie,  $m = 163$  recommended the five binary fields on 1. For  $T >$  based on the 283, 409, and can also tare 4, respectively, 10; 2; 6; 4. Multiplication 2.2Single single counts of the multiplication  $C = A * B$  and several research literature, it is computationally efficient and Implementation [28] held, [27] and [26] is.



**Fig - 1:** The architecture of digit-level hybrid Double multiplier

GNB multiplication is based on a multiplication matrix[26]. Let A and B be two fields elements represented by GNB over. Then their product in in[26].

**PROPOSED METHOD:**

**New Technique For Latency Reduction In Point Multiplication:**

Point multiplication, ie the ability of  $Q = k \cdot P$ , P, from a given point depends on finding the minimum number of steps to reach the KP. In addition to one of the differential and doubling formulas, Montgomery's ladder using w coordinate and generalized binary Edwards Hessi- effective multiplication of a point on the curves. In this case, the scalar K for each bit, each one-point addition and doubling are required to perform. [17] The maximum parallelization over curves will not be considered for high-speed work practices. This idea is explored in depth investigation

for different applications in the area of time-off. Another idea is to optimize the different digit sizes in terms of the size of the finite field multipliers. In this effect, a different digit sizes (for small size and large digit sizes of some of the multipliers) is employed and further reduce the occupied area. In addition to the theoretically necessary is that we continue to reduce the latency remained unchanged, but in practice, with a large digit sizes and the maximum operating clock frequencies, reduce the number of multipliers will be dominated by the critical path. In this section, we first point of the product to achieve the maximum number of high-speed calculations, the study of multipliers. Then, we presented in section 2.3 and employ a new hybrid-double multiplier. Reduces the latency of the BECs and GHCs point multiplication.

### 2.3 Binary Edwards Curves:

Binary Edwards curves, mixed w coordinate the Montgomery Point multiplication addition and point to point, more than double the combined differential (PD) is a measure corporate. Differential In addition, Q, P, given the points, Q + P kamputation, and Q- is the P. Point P in terms of x and y coordinates in a linear and Toby, let's assume the same function, and w, is defined as  $w(P) = w(-P)$ .

Bernstein et al. w defined - differential w (P), W (Q + P) W (Q) computing, in addition to the co-ordination, and W (Q- P). Similarly, W-integrated differential doubling the w (2P) to w (P) calculation. Therefore, W- coordinates, doubling the principles w ((2n + 1) P), and W (2nP) using the differential in addition to W (NP) and W ((n + 1) P) can be computed by repeatedly

$$C=w1.(z1+w1), D=w2.(z2+w2), E=Z1.Z2,$$

$$F=w1.w2, V=C.D, w3=V+W0.Z3,$$

$$Z3=V+(c1.E+c2.F)^2, W4=D^2,$$

$$Z4=w4+((c3.z2+c4.w2)^2)^2$$

Where  $W0=X0+Y0, c1=\sqrt{d1}, c2=-\frac{\sqrt{d2}}{\sqrt{d1}}+1, c3=\sqrt{c1}$ , and  $C4 = \sqrt{C2}$ , Also,

$P_1=(W_1,Z_1), P_2=(W_2,Z_2), P_3=P_1+P_2$ , and  $P_4=2P_2$ , as seen from the above formulations, the cost of the combined PA and PD operations is 10M, where M is the cost of a multiplication for achieving highest degree of parallelization, we employ maximum number of parallel multipliers. The data dependency graph is depicted in the figure employing four DL-PIPO multipliers. Therefore the multiplier utilization is  $(4+4+2)*100/(3*4)=83.33\%$ .

### SIMULATION RESULTS:

The proposed architecture for point multiplication on BECs and GHCs are implemented on FPGA. To be able to make fair comparisons with the previous work available in the literature, we have chosen same platform for our implementations.

TABLE 4  
Comparison of ECC Implementations on FPGA over GF(2<sup>163</sup>) and GF(2<sup>233</sup>).

Work	Device	Base Curve	Curve	Sign. size (bits)	Area	Time (ns)
over GF(2 <sup>163</sup> )						
BEC [18]	Strato II	NB	Koblitz	17	15,307 23.3M	9.48
BEC [23]	Strato II	NB	Koblitz	24	26,362 31.3M	13.38
BEC [18]	Strato II	NB	Koblitz	31	34,409 33.3M	17.36
BEC [36]	Strato II	NB	Koblitz	41	49,409 33.3M	25.1
BEC [36]	Strato II	CNS	Koblitz	41	33,041 23.3M	9.33
BEC [41]	Verdex-4	CNS	Gostets	39	34,363 33.3M	10.11
BEC (w, z, d) [17]	Verdex-4	CNS	Edwards	39	32,034 33.3M	23.3
GHC [19]	Verdex-4	CNS	Hessian	39	32,034 33.3M	30.8
This work BEC (w, z, d)	Verdex-4	CNS	Edwards	33	37,798 33.3M	17.5
This work GHC	Verdex-4	CNS	Hessian	33	33,992 33.3M	15.9
This work BEC (w, z, d)	Verdex-7	CNS	Edwards	33	33,568 33.3M	12.2
This work GHC	Verdex-7	CNS	Hessian	33	33,542 33.3M	11.1
over GF(2 <sup>233</sup> )						
BEC [23]	Verdex-4	NB	Edwards	-	21,816 33.3M	18.1
This work BEC (w, z, d)	Verdex-4	CNS	Edwards	26	29,292 33.3M	36.3
This work GHC	Verdex-4	CNS	Hessian	26	36,949 33.3M	53.1

1. W.C. binary generic curve, BEC: binary Koblitz curve, BEC: binary Edwards curve, GHC: generalized Hessian curve. Note that the results presented here are comparable to the ones based on complete addition formula (i.e., BEC and GHC).





Fig-5 comparison of time-area results for the point multiplication on binary Edwards and generalized Hessian curves over GF(2<sup>163</sup>) on Xilinx Virtex-4 FPGA.

BECs and GHCs for the proposed structures (Figs. 4a and 4b) in VHDL [34] as a model and using the Xilinx ISE version 12.1 XST design software and have become implemented on Xilinx virtex -4 XC4VLX160 FPGA. In terms of the resources available to 67,584


pieces (135,168 LUTs and 135,168FFs) is. The results of the implementation of a variety of sizes, a think-digit  $d$ , the proposed architectures over the place and route (PAR), as reported in the table, one can see the 3, 163-m = 17.5 ms and 15.9 ms fast point multiplications and 15,992 pieces to 27,778 pieces in a row to take the equire BEC and for GHC . The rapid multiplication of the point  $m = 233$  in 36.3 and 36.3, respectively, occupying 29,252 pieces to 16,940 pieces and is computed accounts for 33.1 ms. In Table 3, we have the time to produce results in the area proposed for practical applications provide a benchmark to measure the efficiency of the structures. Further, as illustrated in Fig. 5 different time-digit amounts in the plot and [17] presented in comparison to the former. It is time-area trade-offs to consider, especially for applications digit volume should be chosen in such a way should be noted that in order to achieve the highest performance. in this paper our target is high performance applications as we speed up the time of point multiplication at the cost of increasing the area. We stress that one could have use Karatsuba method for multiplication over for computing point multiplication but as indicated in [38], for smaller field sizes digit serial normal/polynomial basis multipliers can operate in higher clock frequencies occup-ying similar area in comparison to the Karatsuba multiplier.




**Fig: wave form for interleaved multiplier**




**Fig: waveform for mastrovito multiplier**




**Fig: wave form for mastrovito v2 multiplier**




**Fig: wave form for Classic multiplier**




**Fig: waveform for square compare**



**Fig: waveform for mastrovitoaops**



**Fig: wave form for Mastrovito\_trinom multiplier**



**Fig: wave form for mastrovito\_pentanom multiplier**

**CONCLUSION:**

We have a variety of data, such as in the field of logic multipliers, adders and squarer’s to understand how the calculation is to move between elements in a data flow analysis performed multiplication of the point. Then, we have to be employed to reduce the latency of the multiplication of hybrid double multiplier point investigated. We employ a multiple hybrid double Hessian binary Edwards and generalized curves point

to reduce the latency of the product and the speed of the FPGA computation time. We crypto processors on the implementation of the different digit sizes in the proposed area, and the timing of the performance was analyzed and the results reported. 25 per cent faster than the previous fastest results of our proposed common Hessian binary Edwards and curves [17], as seen in the implementation of point multiplication.

**REFERENCES:**

[1] V. S. Miller, Use of elliptic curves in cryptography in Proc. Adv. Cryptol., 1986, pp.417–426.

[2]N. Koblitz, Elliptic curve crypto systems, Math. Comput, vol. 48,pp. 203–209, 1987.

[3]U.S. Department of Commerce/NIST, National Institute of Standards and technology, Digital signature Standard, FIPS Publications 1862.

[4] C. H. Kim, S. Kwon, and C. P. Hong, FPGA implementation of high performance elliptic curve cryptographic processor over J. Syst. Arch., vol. 54, no. 10, pp., 893–900, 2008.

[5] Y. K. Lee, K. Sakiyama, L. Batina, and I. Verbauwhede, Elliptic curve based security processor for RFID, IEEE Trans. Comput., vol. 57, no. 11, pp.,1514– 1527,Nov. 2008.

[6] J. Adikari, V. S. Dimitrov, and L. Imbert, Hybrid binary-ternary number system for elliptic curve cryptosystems, IEEE Trans. Comput., vol. 60, no.2,pp. 254–65, Feb. 2011.

[7] W. Chelton and M. Benaissa, Fast elliptic curve cryptography on FPGA, IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no.2,pp. 198– 205, Feb. 2008.

[8] J. Adikari, V.Dimitrov, and K. Jarvinen, A fast Hardware architecture for integer to NAF conversion for koblitz curves, IEEE Trans. Comput., vol. 61, no. 5, pp. 732 – 737, May 2011.



[9] M. Keller, A. Byrne, and W. P. Marnane, Elliptic curve cryptography on FPGA for low-power applications, *ACM Trans. Reconfigurable Technol. Syst.*, vol. 2, no. 1, pp. 1–20, 2009.

[10] G. Sutter and J. Deschamps and J. Imana, Efficient elliptic curve point multiplication using digit serial binary field operations, *IEEE Trans. Ind. Electron.*, vol. 60, no.1, pp.,217–225, Jan. 2013.