

A Peer Reviewed Open Access International Journal

A New Gatefor Low Cost Design of All-Optical Reversible Combinational and Sequential Circuits

S.Manjula M.Tech Research Scholar, SNIST, Hyderabad. Dr.G.V.Maha Lakshmi Professor, SNIST, Hyderabad.

Abstract:

The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory so output can vary based on input. This type of circuits uses previous input, clock, output and a memory element. Reversible computing offers a possible solution for high performance computing and low power consumption. Recently, in the literature, reversible logic gates and combinational circuits have been proposed using Mach Zehnder Interferometer (MZI) switches due to its advantages. Optical reversible designs have required high cost in terms of MZI switches, Beam splitters, and Beam combiners as well as optical delay. In this work, an optical reversible MNOT gate and all optical realization of combinational circuits and sequential counters using semiconductor optical amplifier (SOA) based MZI switches. All the designs are implemented using minimum number of MZI switches and garbage outputs. Finally, this design ensures improved optical costs in reversible realization of all the counter circuits and the theoretical model is simulated to verify the functionality of the circuits.

Keywords:

Reversible computing, Mach- Zehnder Interferometer, Optical cost, Optical delay, Garbage outputs.

I. INTRODUCTION:

There has been an incredible growth within the contribution and capacity of fiber optic communication networks over the past twenty-five years. To achieve high speed computation, high packing density in the logic circuits is required which results in more heat dissipation. The conventional computing is found unable to deal with low power. R. Laundaur [1] stated that heat dissipation occurs due to energy loss in irreversible logics. C.H. Bannett [2] stated that reversible logic can overcome the heat dissipation problem of VLSI circuits because the bits of information are not erased in reversible computing. Like Boolean logic functions, reversible logic function is a special type of logic function and exists a bijective mapping between inputs and outputs i.e. number of input lines are equal to number of output lines. For a reversible function, it is always possible to extract original inputs from its outputs correctly, that means it shows no loss of information while retrieving original data. Fan out is not permitted in the reversible logic and constant inputs and garbage output lines can be added to the circuit to make reversible [3, 4]. Reversible logic seems to be hopeful due to its wide application in emerging technologies such as quantum computing, optical computing and power efficient Nano technologies. Recently, the researchers are aiming at the development of the optical digital computer system for processing binary data using optical computation. Optical computing is computation with photon as opposed to conventional electron based computation. This photonic particle provides unmatched speed with information as it has the speed of light. Unmatched high speed and high zero mass of photon have attracted the researches towards the optical realization of reversible logic gates using semiconductor optical amplifier (SOA) based Mach Zehnder Interferometer (MZI) switches. MZI switches which have significant advantages of the high speed, low power, fast switching time and ease of fabrication [5], [6], [7]. It is important to understand that all-optical signal processing is not necessarily a replacement for all electronics, but it can greatly increase the effectiveness and capacity scalability of the overall optoelectronic system.



A Peer Reviewed Open Access International Journal

Mach Zehnder interferometers incorporating semiconductor optical amplifiers SOAs have recently been developed as very high speed all optical switching devices. The optical computing concept in design and synthesis of reversible logic circuit has first been introduced in [8]. Implementation of reversible logic gate like Feynman and toffoli gates [9] and CNOT [9] using optical technology has been reported. The optical implementation of functionally reversible Mach-Zehnder Interferometer based binary adder has been proposed in [8]. All optical reversible combinational circuits for 2x1 multiplexer [10], Binary Ripple Carry Adder [8], NOR gate [11] are proposed by the authors in the literature. The sequential circuit is one of the important components of the computer system and the efficient of the memory element is a primary concern inn this circuit. As the reversible circuit promises information lossless, fan-out, no heat generation property, an intensive research is going on design and implementation of sequential circuits using reversible logic circuit technology. The necessity for the sequential reversible logic circuits is discussed by toffoli [12] and frank, the first realization of sequential element is a JK flip flop using conservative logic has been proposed by Fredkin, Picton has presented a reversible RS latch in [13].

But Picton's model faces one problem that this model cannot avoid fan-out problem which is essential property of the reversibility. This fan-out problem of picton's model has been solved by Rice [14]. Some preliminary works on the reversible implementation of latches, flip flops, shift registers, counters using quantum technology have been reported by the authors in the literature. Our results have shown significant improvements in terms of MZI Switches, BS, BC and Optical delay. The rest of the paper is organized as follows: Section 2 describes basics of all optical reversible logic gates, in the section 3, proposed all optical reversible combinational gates are presented. The proposed technique with examples is discussed in section 4, in section 5, optical cost and delay of the circuits are discussed. Finally section 6, concludes the work.

II. BASICS OF ALL OPTICAL REVERSIBLE LOGIC GATES:

In this section, first, the fundamental of reversible logic and circuit is introduced. Next, the optical architecture of MZI switch and its working principle are explained. Design of basic reversible gates like Feynman gate, Toffoli gate and fredkin using all optical MZI switches are presented [9][11].

1. Concept of Reversibility:

Reversibility in computing implies that no information about the computational states can ever be lost, so we can recover any past stage by computing backwards. This is called as logical reversibility, low power design, high efficiency and fast processing. Reversible circuits conserve information and this improves the performance of the system. It also improves computational efficiency by minimizing power dissipation and increase portability of device, as it reduce the element size to atomic size. Although due to reversibility the hardware cost of the circuit increases as extra inputs and outputs are required to maintain reversibility but power cost and performance are dominant than hardware cost.

2. MZI Basics:

MZI is a device used to determine relative phase shift between two collimated beams from a coherent light source either by changing length of one of the arms or by placing a sample in path of one of the beams. MZI has two input ports and two output ports. A basic MZI[15] as shown in fig.1 is constructed. Using two couplers, one at the input acts as spitter and another at the output acts as combiner. The light is split in two arms of the interferometer by the output coupler. The optical path length of two arms is unequal making the phase shift corresponding to delay to be a function of wavelength of the input signal. This property is used to design a number of all optical devices used for signal processing in all optical domain.



A Peer Reviewed Open Access International Journal



Figure 1. An MZI constructed by interconnecting two 3dB directional couplers

3. Reversible logic gates:

Any Boolean function is said to be reversible if it has one- to – one mapping and bijective. In other words, for every input vector, there must be a unique output vector, and vice versa, A reversible logic gate is the basic unit to design reversible logic circuits as it consists of a cascade of reversible gates, with several constraints. Specifically, the number of input and output ports must be equal, and there cannot be any fan-outs or feedback connections [16], [17]. In a reversible gate netlist, extra inputs known as constant input or ancilla input are often added to make a function reversible and the outputs that are not used in the circuit but required to maintain reversibility are known as garbage outputs.

2.3.1Feynman Gate:

Feynman gate is a 2 x 2 one through reversible gate as shown in figure 2. The input vector is I(A,B) and the output vector is O(P,Q). The outputs are defined by P=A, Q=A $\square \square$ B. Quantum cost of a Feynman gate is 1. Feynman gate (FG) can be used as a copying gate. Since a fan-out is not allowed in reversible logic, this gate is useful for duplication of the required outputs.



Figure2. Feynman gate

The Feynman gate can be realized using MZI switches (2), beam combiners (2) and beam splitters (3) in all optical domain.



Figure3. Feynman gate using MZI switches

2.3.2 Toffoli Gate:

Figure 4 shows a 4 x 4Toffoli gate. The input vector is I(A,B,C,D) and the output vector is O(P,Q,R,S). The outputs are defined by P=A, O=B, R=C, S=D \oplus ABC



Figure 4. Toffoli Gate

This gate has been realized with MZI switches (4), beam splitters (5), beam combiner (1). The optical delay of this gate is considered as 3Δ .



Figure 5. Toffoli gate using MZI Switches

III. ALL OPTICAL REVERSIBLE COMBINATIONAL GATES USING PROPOSED MNOT GATE:

A new 2x2 all-optical reversible MNOT gate (1,A) to outputs (P,Q) has been proposed, where P=A, Q=~A. figure 6 shows the block diagram of MNOT gate. This gate generates logical NOT of the input logic A.



A Peer Reviewed Open Access International Journal



Figure6. 2x2 MNOT gate

The optical cost of MNOT gate is 1. No beam splitter or beam combiner is used in this gate. As only one MZI switch is used, so the delay is 1Δ .



Figure 7. 2 x 2 MNOT gate using MZI switch

3.1 All Optical Reversible 2x1 Multiplexer:

This section describes the design and realization of the reversible 2x1 multiplexer in all optical domain using the proposed MNOT gate and optical toffoli gate. It has two data inputs (D_0 , D_1), a single output O and a select line to select one of the two input data lines. The output function of 2x1 multiplexer is given by $O = (-S_0)D_0 + S_0D_1$.

	Input	Output	
D ₀	Dı	S ₀	0
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Table 1 Truth table of 2x1 multiplexer



Figure 8. Optical realization of 2x1 Reversible multiplexer

Volume No: 3 (2016), Issue No: 11 (November) www.ijmetmr.com

Total optical cost of optical reversible 2x1 multiplexer is 7 MZI switches, 8 Beam splitters, 3 Beam combiners are used and delay of the multiplexer circuit is calculated as 3Δ as the two TG are working in parallel.

3.2 Design of optical reversible 4x1 multiplexer:

The all optical reversible 4x1 multiplexer circuit has been realized with proposed optical reversible MNOT gate and optical 4x4 toffoligate. It has four data input lines $(D_0 - D_3)$, two selection lines S_0 and S_1 to select one of the four inputs and a single output line O. The expression for the data output O is given as $O = D_0$ $(\sim S_0)(\sim S_1) + D_1S_0(\sim S_1) + D_2(\sim S_0)S_1 + D_3S_0S_1$.

Inj	put	Output
S ₁	S ₀	0
0	0	D_0
0	1	D1
1	0	D_2
1	1	D_3

 Table 2. Truth table of 4x1 multiplexer

The optical realization of 4x1 reversible multiplexer is shown in the figure 9. It is designed using two MNOT gates and four optical 4x4 TG gates. The 4x4 TG is realized with four MZI switches, 5 Beam splitters and 1 Beam combiner. The delay of this gate is considered as 3Δ . Thus, the optical cost of all optical 4x4 reversible multiplexer circuit comes out to be 18 MZI switches, 24 BS, 5BC. The delay is calculated 4Δ as two MNOT gates as well as four 4x4 TG are working in parallel.



Figure 9.design of 4x1 optical reversible Multiplexer

November 2016



A Peer Reviewed Open Access International Journal

3.3Design of optical Reversible 1x4 De-Multiplexer:

The all optical reversible 4x1 de multiplexer circuit has been realized with MNOT gate and 4x4 TG. It has one input data line D, 2 select input lines (S_0 and S_1) and 4 output lines ($O_0 - O_3$). The expression for output lines are given as $O_0 = D$ ($\sim S_1$)($\sim S_0$), $O_1 = DS_0(\sim S_1)$, $O_2 = D(\sim S_0)S_1$, $O_3 = DS_0S_1$.

In	put		Output				
S_{l}	S ₀	<i>O</i> 3	<i>O</i> ₂	<i>O</i> 1	<i>O</i> ₀		
0	0	0	0	0	D		
0	1	0	0	D	0		
1	0	0	D	0	0		
1	1	D	0	0	0		

Table 3. Truth table of 1x4 multiplexer

The optical reversible 1x4 de- multiplexer is shown in the figure 10. It is designed using 2 MNOT gates and four 4x4 TG gates. This circuit is designed using 18 MZI switches, 27 Beam splitters, 4 Beam combiners. 2 MNOT gates as well as four 4x4 TG are connected in parallel. Thus, Delay is calculated as 4Δ .



Figure 10. Optical realization of 1x4 De multiplexer

3.4 Design of optical reversible 3 to 8 Decoder:

A decoder circuit is similar to the De-multiplexer but there is no data input line. A 3 to 8 decoder has 3 input lines (P, Q, R) and eight output lines (O₀ – O₇). The output function of the 3 to 8 decoder is expressed as O₀ = (~P)(~Q)(~R), O₁ = (~P)(~Q)(R), O₂ = (~P)(Q)(~R), O₃ = (~P)(Q)(R), O₄ = (P)(~Q)(~R), O₅ = (P)(~Q)(R), O₆ = (P)(Q)(~R), O₇ = PQR.

	Input		Output							
Р	Q	R	<i>O</i> ₀	<i>O</i> 1	<i>O</i> ₂	<i>O</i> 3	<i>O</i> ₄	<i>0</i> 5	<i>0</i> 6	O 7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Table 4. Truth table of 3 to 8 Decoder

Optical reversible 3 to 8 decoder is designed using the proposed MNOT gate and optical 4x4 TG. To realize this circuit 3 MNOT gates and eight 4x4 TG gates are used. The circuit is designed with 35 MZI switches, 58 Beam splitters, 8 Beam combiners. Delay of this circuit is 4Δ .



Figure 11. Optical realization of the reversible 3 to 8 Decoder



A Peer Reviewed Open Access International Journal

Proposed Design	MZI Switch	BS	BC	Optical delay
4×1 multiplexer	18	24	5	4∆
1×4 De- multiplexer	18	27	4	4Δ
3to8 Decoder	35	58	8	4∆

Table5. Optical Cost and Delay of All optical Reversible Circuits

IV. PROPOSED ALL OPTICAL REVERSIBLE SEQUENTIAL CIRCUITS:

In this section, all optical implementation of counters with the property of functional reversibility. Semiconductor optical amplifier based MZI switches are used to design the sequential circuits. Primary objective inthis work is to achieve the reversible implementation of counters with minimum number of ancilla lines and MZI switches. All optical implementation of MZI based asynchronous and synchronous counter is presented. Finally, design complexities of all the counters are analyzed.

4.1 Asynchronous Counters:

Asynchronous counter is known as ripple counter. Design architecture and working principle of all optical functionally reversible asynchronous down counter is presented here.

4.1.1 Positive edge triggered down counter:

The schematic diagram of MZI based positive edge triggered down counter is shown in figure 12, which is constituted with two positive edge triggered D flip flops. Each of the positive edge triggered D flipflop consists of three MZI switches, 2 Beam combiners and 4 Beam splitters. A light from input port clock pulse directly incidents on MZI 1 of first flip-flop and acts as incoming signal. Similarly, another light from input port D₀ directly enters into MZI 1 of first flip-flop and acts as control signal of MZI 1. The light from bar port of MZI 1 (B1) and a part of light from cross port of MZI 3 (C3) is combined by BC 1 together to produce control signal of MZI 2.

The output lights from cross port of MZI 1 (C1) and MZI 2 (C2) are combined by BC 2 and acts as control signal of MZI 3. A constant light signal incidents on the beam splitter (BS 1) and splits into two parts. Where one part acts as incoming signal of MZI 3 and another part again incidents on another beam splitter (BS 2) and splits into two parts. One part appears to MZI 2 as incoming signal and another part that goes to next flip flop accts as a constant input light signal. The light from the cross port of MZI 3 (C3) is the final output Q_0 where as another light signal which emits from the cross port of MZI 2 (C2) goes back to port D_0 and acts as incoming signal. A part of light comes from BS 5 of first flipflop incident on MZI 1 of second flipflop. Again D₁ acts as the input value of first flipflop. We have obtained both the signals for second flipflop and the design architecture of second flipflop is same as first flip, we neglected the control flow description of second flipflop.

4.1.2 Operational principle of 2 bit positive edge triggered down counter:

The operational principle of all the optical asynchronous down counter as shown in figure12, is described below. Here, the presence of light is denoted as 1 state and absence of light is denoted as 0 state. State 1: Let $Q_0 = 0$ and $Q_1 = 0$. As D_0 is directly connected to Q_0 , hence the value of D_0 is 1. Now, the value of clock pulse is 1 i.e., both the control signal and incoming signal are present in MZI -1. Hence, according to the working pri nciple of MZI, only bar port of MZI 1 of first flipflop emits light which incidents on BC 1 and as a result, an output light signal emits from BC 1. On the contrary, the cross light signal emits from BC 1 on the contrary, the cross port of MZI 1 emits no light which incidents on BC 2. Now, the output signal of BC 1 acts as the control signal of MZI 2 and the input signal of MZI 2 is also present. Therefore, the cross port of MZI 2emits no lights, as a result, no light incidents on BC 2. The output signal of BC 2 emits no light and as a consequence, the control signal of MZI 3 is absent. As the input signal of MZI 3 is present, the cross port of MZI 3 of first flipflop receives light which is the final output Q_0 i.e. $Q_0 = 1$.



A Peer Reviewed Open Access International Journal

Now, this Q₀ acts as incoming signal of MZI 1 of first flipflop and D_1 , which is directly connected to the Q_1 bar, acts as control signal of MZI 1. Therefore, both the incoming signal and control signal are present at MZI 1 as both the value of D_1 and Q_0 are 1. Hence the operation principle of flipflop 1 becomes similar to flrstflipflop and the cross port of MZI 3 of second flipflop emits light means $Q_1 = 1$. So the next stste becomes $Q_1 = 1$ and $Q_0 = 1$. State 2: Now, $Q_1 = Q_0 = 1$. Again the clock pulse is equal to 1 and D_0 acts as incoming signal and control signal of second flipflop MZI 1. Hence, only incoming signal is present at MZI 1. According to the working principle of MZI, the bar port of MZI 1 of first flipflop emits no light and cross port of MZI 1of first flipflop emits light which incidents on BC 2. So the output signal of BC 2 is present that acts as control signal of MZI 3. Again the input signal of MZI 3 is also present. So the cross port of MZI 3 receives no light that means the value of final output $Q_0 = 0$. This output Q₀ acts as incoming signal of MZI 1 of first flipflop and D_1 is directly connected to Q_1 bar. so the value of D_1 is directly connected to Q_1 bar. So the value of D_1 is 0.

As both the incoming signal and control signal are absent at MZI 1 of second flipfflop, no operation is performed in second flipflop. Hence the final output value of second flipflop does not change and it is same as the previous state's output value of Q_1 . Therefore, the final output of first flipflop is $Q_1 = 1$. So the next state becomes $Q_1 = 1$, $Q_0 = 0$. State 3: Now, $Q_1 = 1$, $Q_0 = 0$. The value of D_0 is 1 and the value of clock pulse is 1 means both the control signal and incoming signal are present at MZI 1. So the situation becomes same as that of first flipflop at first stage. Hence, according to working principle of first flipflop is 1 means $Q_0 = 1$. As Q_0 acts as incoming signal of MZI 1 of second flipflop and D_1 is 0. Therefore only incoming signal is present at MZI 1 of second flipflop. This situation is same as first flipflop of second stage. Hence according to the working principle of first flipflop as described in second stage, the final output of second flipflop is 0 means $Q_1 = 0$. So the next state becomes $Q_1 = 0$ and $Q_0 = 1$. State 4: in this state, $Q_1 = 0$, $Q_0 = 1$ and the value of D_0 is 0.

Volume No: 3 (2016), Issue No: 11 (November) www.ijmetmr.com

As the value of clock pulse is 1, only incoming signal is present at MZI 1 of first flipflop. This situation is same as second stage of first flipflop. Hence according to working principle of first flipflop as described in second stage, the final output of first flipflop is 0 means $Q_0 = 0$. Now this Q_0 acts as the incoming signal of MZI 1 of second flipflop and D_1 is directly connected to complement of Q_1 . So the value of D_1 is 1. As the incoming signal is absent at MZI 1 of second flipflop, no operation is performed in second flipflop. Therefore the final output value of second flipflop is not changed and it is same as previous state of Q_1 .Finally, the output of second flipflop is $Q_1 = 0$. So the next state becomes $Q_1 =$ 0 and $Q_0 = 0$.



November 2016



A Peer Reviewed Open Access International Journal

Figure 12 Design of all optical reversible a) asynchronous positive edge triggered down counter b) asynchronous positive edge triggered up counter c) asynchronous negative edge triggered down counter d) asynchronous negative edge triggered up counter

		F	F-0		FF-1				
Clock	CP ₀	Q_0	D_0	Q_0^+	CP_1	Q_1	D_1	Q_{1}^{+}	
Pulse			(\bar{Q}_0)		(Q_0^+)	-	(\bar{Q}_1)		
First	1	0	1	1	1	0	1	1	
Second	1	1	0	0	0	0	1	1	
Third	1	0	1	1	1	1	0	0	
Fourth	1	1	0	0	0	0	1	0	
Fifth	1	0	1	1	1	0	1	1	

Table 6.Different states of positive edge triggereddown counter

4.2 Synchronous Counter:

In the synchronous counter, all the flipflops are triggered simultaneously. As we have already explained the working principle of asynchronous counter. Here only the pictorial representation of all optical reversible architecture of MZI based synchronous negative edge triggered up counter and positive edge triggered down counter is shown in figure 13 a), b) respectively.



Figure 13 a) synchronous negative edge triggered up



Figure 13 b) synchronous positive edge triggered down counter

V. SYNTHESIS AND SIMULATION RESULTS:

We have coded the reversible sequential counters in Verilog HDL using the proposed with MZI design. All the designs are synthesized with Xilinx synthesis tool and simulated using Xilinx ISE simulator. The simulation results are shown below for asynchronous positive edge triggered down counter.

An lat the Popt Sala Post Shine Pay		-1
CARD C A CX ON C FFX	AF EG SACO FV AN HERE STREET V OO	
Look (Josef Look) Baard Collection Collection (Manual Josef)	A A D B B C A C A B B B C A C A D B C A C A B B C A C A D B C A C A D B C A C A D C A C A D C A C A D C A C A D C A C A	
Class glass (tase (the Transformer) Class (tase) Class	IF IN 0.444/02/1.347(1-0.47)(
Contain Anna	States Design Property Property in	
Theread - Sampling ICL Sciences Committee	r numeri. sp ² .	
Sint Gine allere Bithe alle	the grantings granter	
	and a second	of the local division in which the local division in the local div
		1 T B 1 T B H

Program of asynchronous positive edge triggered down counter



d(1:0) q(1:0) clk qbar(1:0)

Technological schematic



Technological schematic

November 2016



A Peer Reviewed Open Access International Journal



Internal block of look up table

Final Results HTL Top Level Output File Name ()	
WIL Top Level Output File Name 1 (
air 10b reast ontbor arre bess 1 (and a set of the set o
and a second s	POUNT BEAL NEE
Top Level Output File make 1 0	NOURS TEA
Compas Formes ()	Refer
Year Higrardin 1	iperu.
outh unstatent	12
Design Statistics	
# 10e	e la companya de la c
Cell Usage :	
# 3ELS 1 4	0
# INV 1.2	E
# LOT3 1 3	
# 10 Buffers 1 1	60
# IBOF 1 3	8
1 06UF 1 4	· · · · · · · · · · · · · · · · · · ·

Synthesis Report



Device utilization summary



Test Bench for asynchronous Positive edge triggered down counter

VI. CONCLUSION:

Optical computing is emerging as a feasible technology to implement reversible logic.

We have proposed a new general design approach to realize all optical reversible logic circuits using SOA based MZI switches. An all optical MNOT gate has been proposed. Using MNOT gate 2x1 multiplexer, 4x1 multiplexer, 1x4 de-multiplexer, and 3 to 8 decoder are implemented. In this paper, various architectures of MZI based functionally reversible all optical counters have been proposed. Our proposed design can be generalized for n- bit counter also.

Different t	ypes of n-bit counters	bit counters No. of MZI No. of No. of (Optical Beam Beam Cost) Combiner splitter			Garbage Output
A	down counter (positive edge-triggered)	3n	2 <i>n</i>	6 <i>n</i>	4
Asynchronous	up counter(negative edge-triggered)	4 <i>n</i>	2 <i>n</i>	7 <i>n</i>	6
Sympheses	up counter(negative edge-triggered)	4 <i>n</i>	2 <i>n</i>	7 <i>n</i>	6
Synchronous	down counter (positive edge-triggered)	3n	2n	6 <i>n</i>	4

Analysis on design complexities of all optical reversible counters

REFERENCES:

[1]R. Landuer "Irreversibility and heat generation in the computing process", IBM Journal of Research and development, 5:183-191, july 1961.

[2]C.H. Bennett"Logical reversibility of computation", IBM Journal of Logical Research and Development", 6:525-532, November 1973.

[3]Mehdi saeedi and Igor L. Markov, "Synthesis and optimization of reversible circuits – A Survey", arxiv: 1110.2574v2 [cs.ET], 20 Mar 2013, pp. 1-34.

[4]R.Feynamn, "Quantum mechanical computers", Optical News, vol.11, pp. 11-20 1985.

[5]C. Taraphdara, T. Chattopadhyay, and J. Roy, " Mach-Zehnder interferometer-based all-optical reversible logic gate", Optics and laser Technology, volume 42, no.2, pp. 249-259, 2010.

[6]G. K. Maity, S.P. Maity, T. Chattopadhyay and J. N. Roy, "MachZehnder Interferometer Based All Optical Fredkin Gate", International conference on Trends in optics and photonics March 1-4, 2009



A Peer Reviewed Open Access International Journal

Kolkata, AInsdiaDepatment of Applied Optics and Photonics University of Calcutta, Kolkata, India.

[7]G. K. Maity, J. N. Roy, and S. P. Maity, "Mach-Zehender interferometer based all optical peres gate", in advances in computing and communications, ser. Communications in computer and information science, A.Abraham, J. L. Mauri, J. F. Buford, J. Suzuki, and S. M. Thampi, Eds. Springer Berlin Heidelberg, 2011, vol. 192, pp. 249-258.

[8]S. Kotiyal, H. Thapliyal, and N. Ranganathan, "Mach-Zehnder interferometer based design of all optical reversible binary adder", in design, Automation Test in Europe Conference Exhibition, 2012, pp. 721-726, March 2012.

[9]C. Taraphdara, T. Chattopadhyay, and J. Roy, "Mach-zehnder interferometer based all optical reversible logic gate", Optics and Laser Technology, vol. 42, no.2, pp. 249-259, 2010.

[10]G. K. Maity, T. Chattopadhyay, J. N. Roy, and S. P. Maity, "All- Optical reversible multiplexer", Computers and devices for communication, 2009. CODEC 2009. 4th international conference on vol., no ., pp. 1,3, 14-16 Dec. 2009.

[11]S. Kotiyal, H. Thapliyal, and N. Ranganathan, "Mach-Zehnder Interferometer Baed All optical Reversible NOR Gates", VLSI (ISVLSI), 2012 IEEE Computer Society AAnnual Symposium on vol., no., pp. 207, 212, 19-21 Aug.2012.

[12]T.Toffoli, "Reversible Computing", Tech. Memo-MIT/LCS/TM-151, MIT Lab for comp. Sci, 1980.

[13]P. Picton, "Multi-valued sequential logic design using Fredkin gates", Multiple- Valued Logic Journal, 1.1:pp.241-251, 1996.

[14]J. E. Rice, 2006. "A New look at reversible memory elements" International symposium on circuits and systems.

[15]L. Kazovsky, S.Benedetto, and A. Wilner, "Optical Fiber Communication Systems", Artech House Publication, 1996.

[16]M.Nielsen and I. Chuang, "Quantum Computation and Quantum Information", Cambridge University Press, 2000.

[17]KamalikaDattaIndranilSengupta, "All Optical Reversible Multiplexer Design using Mach Zehnder Interferometer", IEEE 2014.

[18]Thapliyal, H. and Vinod, A. P. 2007, "Designof reversible sequential elements with feasibility of transistor implementation". In Proceedings of the IEEE International Symposium on Circuits and Systems.625-628.

[19]Rice, J. E. 2008. An introduction to reversible latches. Comput. J.51, 6, 700-709.