

Compensation of PQ Problem by DSTATCOM Using Resonant Power Conversion Technique



M. Alivelumanga
M.Tech-Power Electronics,
SRTIST-Nalgonda, Telangana, INDIA.



M. Rambabu
Assistant Professor,
Department of Electrical Engineering,
SRTIST-Nalgonda, Telangana, INDIA.

Abstract:

A novel soft switching high frequency link converter for medium and high power ac-ac and ac-dc applications is proposed. The transient response of the distribution static compensator (DSTATCOM) is very important while compensating rapidly varying unbalanced and nonlinear loads. Any change in the load affects the dc-link voltage directly. The proper operation of DSTATCOM requires variation of the dc-link voltage within the prescribed limits. Conventionally, a proportional-integral (PI) controller is used to maintain the dc-link voltage to the reference value. The sudden removal of load would result in an increase in the dc-link voltage above the reference value, whereas a sudden increase in load would reduce the dc-link voltage below its reference value.

Key words:

DC-link voltage controller, distribution static compensator (DSTATCOM), load compensation, power factor, power quality (PQ).

I. INTRODUCTION:

The shunt-connected custom power device, called the distribution static compensator (DSTATCOM), injects current at the point of common coupling (PCC) so that harmonic filtering, power factor correction, and load balancing can be achieved. The DSTATCOM consists of a current-controlled voltage-source inverter (VSI) which injects current at the PCC through the interface inductor. The operation of VSI is supported by a dc storage capacitor with proper dc voltage across it. THE proliferation of power-electronics-based equipment, nonlinear and unbalanced loads, has aggravated the power-quality

(PQ) problems in the power distribution network. They cause excessive neutral currents, overheating of electrical apparatus, poor power factor, voltage distortion, high levels of neutral-to-ground voltage, and interference with communication systems [1], [2]. The literature records the evolution of different custom power devices to mitigate the above power-quality problems by injecting voltages/currents or both into the system. One important aspect of the compensation is the extraction of reference currents. Various control algorithms are available in literature [3], [4] to compute the reference compensator currents. However, due to the simplicity in formulation and no confusion regarding the definition of powers, the control algorithm based on instantaneous symmetrical component theory [5] is preferred.

For the DSTATCOM compensating unbalanced and nonlinear loads, the transient performance of the compensator is decided by the computation time of average load power and losses in the compensator. In most DSTATCOM applications, losses in the VSI are a fraction of the average load power. Therefore, the transient performance of the compensator mostly depends on the computation of P_{avg} . In this paper, P_{avg} is computed by using a moving average filter (MAF) to ensure fast dynamic response. The settling time of the MAF is a half-cycle period in case of odd harmonics and one cycle period in case of even harmonics presence in voltages and currents. Although the computation of P_{dc} is generally slow and updated once or twice in a cycle, being a small value compared to P_{avg} , it does not play a significant role in transient performance of the compensator.

II. Design of DSTATCOM:

A DSTATCOM is a device which is used in an AC distribution system where, harmonic current mitigation,

reactive current compensation and load balancing are necessary. The building block of a DSTATCOM is a voltage source converter (VSC) consisting of self-commutating semiconductor valves and a capacitor on the DC bus (Singh et al, 2008). The device is shunt connected to the power distribution network through a coupling inductance that is usually realized by the transformer leakage reactance. In general, the DSTATCOM can provide power factor correction, harmonics compensation and load balancing.

The major advantages of DSTATCOM compared with a conventional static VAR compensator (SVC) include the ability to generate the rated current at virtually any network voltage, better dynamic response and the use of a relatively small capacitor on the DC bus. The size of the capacitor does not play an important role in steady-state reactive power generation, which results in a significant reduction of the overall compensator size and cost (Ghosh et al, 2002; Padiyar, 2008). Fig. 1 shows the schematic diagram of a DSTATCOM connected to a three phase AC mains feeding three phase loads.

Three phase loads may be a lagging power factor load or an unbalanced load or non-linear loads or mixed of these loads. For reducing ripple in compensating currents, interfacing inductors (L_f) are used at AC side of the voltage source converter (VSC). A small series connected capacitor (C_f) and resistor (R_f) represent the ripple filter installed at PCC in parallel with the loads and the compensator to filter the high frequency switching noise of the voltage at PCC.

The harmonics/reactive currents (i_{Cabc}) are injected by the DSTATCOM to cancel the harmonics /reactive power component of the load currents so that the source currents are harmonic free (reduction in harmonics) and load reactive power is also compensated. The rating of the switches is based on the voltage and current rating of the required compensation.

For considered load of 35kVA, compensator data are given in Appendix, the rating of the VSC for reactive power compensation/harmonics elimination is found to be 25kVA (15% more reactive current from rated value). The selection of the DC bus voltage, DC bus capacitor, AC inductors and the ripple filter of DSTATCOM are given as,




Fig 1: Circuit diagram of the DSTATCOM

III.CONTROL STRATEGY:

Generation of Reference Terminal Voltages:

Reference terminal voltages are generated such that, at nominal load, all advantages of CCM operation are achieved while DSTATCOM is operating in VCM. Hence, the DSTATCOM will inject reactive and harmonic components of load current. To achieve this, first the fundamental positive-sequence component of load currents is computed. Then, it is assumed that these currents come from the source and considered as reference source currents at nominal load. With these source currents and for UPF at the PCC, the magnitude of the PCC voltage is calculated. Let three-phase load currents $i_{la}(t)$, $i_{lb}(t)$, and $i_{lc}(t)$ be represented by the following equations:

$$i_{lj}(t) = \sum_{n=1}^m \sqrt{2} I_{ljn} \sin(n\omega t + \phi_{ljn})$$

Where $j = a, b, c$ represent three phases, n is the harmonic number, and m is the maximum harmonic order. ϕ_{ln} Represents the phase angle of the n th harmonic with respect to reference in phase- and is similar to other phases. Using instantaneous symmetrical component theory, instantaneous zero-sequence $i_{l0}(t)$, positive-sequence $i_{l+}(t)$, and negative-sequence $i_{l-}(t)$ current components are calculated as follows:

$$\begin{bmatrix} i_{la}^0(t) \\ i_{la}^+(t) \\ i_{la}^-(t) \end{bmatrix} = \frac{1}{3} \begin{bmatrix} 1 & 1 & 1 \\ 1 & \alpha & \alpha^2 \\ 1 & \alpha^2 & \alpha \end{bmatrix} \begin{bmatrix} i_{la}(t) \\ i_{lb}(t) \\ i_{lc}(t) \end{bmatrix}$$

Where α is a complex operator.

The fundamental positive-sequence component of load current I_{la1} , calculated by finding the complex Fourier coefficient, is expressed as follows

$$\bar{I}_{la1}^+ = \frac{\sqrt{2}}{T} \int_0^T i_{la}^+(t) e^{-j(\omega t - 90^\circ)} dt$$

I_{la1} is a complex quantity, contains magnitude and phase angle information.




Fig 2: simulation circuit of control strategy

The fundamental positive-sequence component of load currents must be supplied by the source at nominal load. Hence, it will be treated as reference source currents. For UPF at nominal operation, the nominal load angle is used. By knowing, fundamental positive-sequence currents in phases and can be easily computed by providing a phase displacement of $-2\pi/3$ and $2\pi/3$, respectively, and are given as

$$i_{sa}^* = i_{la1}^+(t) = \sqrt{2} |I_{la1}^+| \sin(\omega t - \delta_0)$$

$$i_{sb}^* = i_{lb1}^+(t) = \sqrt{2} |I_{la1}^+| \sin\left(\omega t - \frac{2\pi}{3} - \delta_0\right)$$

$$i_{sc}^* = i_{lc1}^+(t) = \sqrt{2} |I_{la1}^+| \sin\left(\omega t + \frac{2\pi}{3} - \delta_0\right)$$

When reference source currents derived are supplied by the source, three-phase terminal voltages can be computed using the following equations:

$$v_{tj}(t) = v_{sj}(t) - L_s \frac{di_{sj}^*}{dt} - R_s i_{sj}^*$$

Let the rms value of reference terminal and source voltages be V_t^* and V , respectively. For UPF, the source current and terminal voltage will be in phase. However, to obtain the expression of V_t^* independent of δ_0 , we assume the PCC voltage as a reference phasor for the time-being. Hence, phase-a quantities, by considering UPF at the PCC, will be

$$v_{ta}(t) = \sqrt{2} V_t^* \sin \omega t$$

$$i_{sa}^* = \sqrt{2} |I_{la1}^+| \sin \omega t$$

$$v_{sa}(t) = \sqrt{2} V \sin(\omega t + \delta_0)$$

The phasor equation will be

$$V_t^* \angle 0 = V \angle \delta_0 - (R_s + jX_s) |I_{la1}^+| \angle 0$$

Simplifying the above equation

$$V_t^* = V \cos \delta_0 + jV \sin \delta_0 - |I_{la1}^+| R_s - j |I_{la1}^+| X_s$$

The expression for reference load voltage magnitude will be

$$v_{ta}^*(t) = \sqrt{2} V_t^* \sin(\omega t - \delta)$$

$$v_{tb}^*(t) = \sqrt{2} V_t^* \sin\left(\omega t - \frac{2\pi}{3} - \delta\right)$$

$$v_{tc}^*(t) = \sqrt{2} V_t^* \sin\left(\omega t + \frac{2\pi}{3} - \delta\right)$$

IV.SIMULATION RESULTS:

The load compensator with H-bridge VSI topology as shown in Fig. 3 is realized by digital simulation by using MATLAB. The load and the compensator are connected at the PCC. The a load consists of a three-phase unbalanced load and a three-phase diode bridge rectifier feeding a highly inductive R-L load. A dc load is realized by an equivalent resistance as shown in the figure. The dc load forms 50% of the total power requirement.




Fig 3: simulation diagram of proposed system:

By monitoring the load currents and PCC voltages, the average load power is computed. At every zero crossing of phase voltage, is generated by using the dc-link voltage controller. The state-space equations are solved to compute the actual compensator currents and dc-link voltage. These actual currents are compared with the reference currents given by (1) using hysteresis current control. Based on the comparison, switching signals are generated to compute the actual state variables by solving the state-space model given in (2). The load currents have total harmonic distortions of 8.9%, 14.3%, and 21.5% in phases a, b and c, respectively. The unbalance in load currents results in neutral current as illustrated in the figure.




Fig 4: converter simulation design




Fig 8: DC link capacitor voltage




Fig 5: source voltage and source current




Fig 5: Load voltage and Load current




Fig 6: Line neutral current





Fig 7: compensated currents

V.CONCLUSION:

A VSI topology for DSTATCOM compensating ac unbalanced and nonlinear loads and a dc load supplied by the dc link of the compensator is presented. In comparison with existing voltage control loops based on a voltage-reactive power droop characteristic, the proposed control ensures an accurate voltage regulation to a predefined voltage set point provided that the DSTATCOM rated power and the impedance of the ac network are large enough. The efficacy of the proposed controller over the conventional dc-link voltage controller is established through the MATLAB simulation.

REFERENCES:

- [1] M. H. J. Bollen, *Understanding Power Quality Problems: Voltage Sags and Interruptions*. New York: IEEE Press, 1999.
- [2] W. M. Grady and S. Santoso, *Proc. IEEE Power Eng. Rev. Understanding Power System Harmonics*, vol. 21, no. 11, pp. 8–11, 2001.
- [3] N. Hingorani, "Introducing custom power," *IEEE Spectr.*, vol. 32, no. 6, pp. 41–48, Jun. 1995.
- [4] A. Ghosh and G. Ledwich, *Power Quality Enhancement Using Custom Power Devices*. Norwell, MA: Kluwer, 2002.
- [5] V. Dinavahi, R. Iravani, and R. Bonert, "Design of a real-time digital simulator for a D-STATCOM system," *IEEE Trans. Ind. Electron.*, vol. 51, no. 5, pp. 1001–1008, Oct. 2004.
- [6] D. Vilathgamuwa, H. M. Wijekoon, and S. S. Choi, "A novel technique to compensate voltage sags in multi-line distribution system and the interline dynamic voltage restorer," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 1603–1611, Oct. 2006.



[7] H. Akagi, Y. Kanazawa, and A. Nabae, "Instantaneous reactive powercompensators comprising switching devices without energy storagecomponents," IEEE Trans. Ind. Appl., vol. IA-20, no. 3, pp. 625–630, May 1984.

[8] H. Kim, F. Blaabjerg, B. B. Jensen, and J. Choi, "Instantaneous powercompensation in three-phase systems by using p-q-r theory," IEEETrans. Power Electron., vol. 17, no. 5, pp. 701–709, Sep. 2002.

[9] F. Z. Peng and J. S. Lai, "Generalized instantaneous reactive powertheory for three-phase power systems," IEEE Trans. Instrum. Meas., vol. 45, no. 1, pp. 293–297, Feb. 1996.