

## Novel Pipelined Vedic Multiplier Constituted With Reversible Logic

**Purna Chandrika Avvari**

M.Tech Student  
Department ECE  
Guntur Engineering College,  
Guntur, Andrapradesh, India.

**Sri K.Syam Babu, Ph.D.**

Associate Professor  
Department of ECE,  
Guntur Engineering College,  
Guntur, Andrapradesh, India.

### ABSTRACT

*Multiplication is an important element in different applications like DSP, DIP, communication and etc. Vedic Mathematics is prominent approach by that many mathematical challenges came across in present conditions. In our design rather than traditional methods different methods will be introduced 1) In our propose method Vedic multiplier based on UrdhwaTiryakbyamSutra , which can be faster multiplication in present all designs 2) for the designing of the proposed algorithms we uses the reversible logic. This can reduce the junction temperature and also the power compared with the irreversible logic.*

### INTRODUCTION

From the past decay the different advance multiplication method like Booth's and modified Booth's algorithm and are proposed. Even though in present DSP and other application the fast multiplication is not suitably advised. There are three steps in multiplication like partial product generation, redundant addition and final addition. Not only area wise but operation wise also redundant addition place important role in multiplication.

To achieve the performance improvement with refer to speed of the method mentioned above, [5] and [6] explored a novel method of multiplier design by ancient Vedic Mathematics. This Vedic mathematics is give gift of Indian sages with this many mathematical calculation can be done orally. This Vedic mathematics majorly depends on 16-sutras and their upa sutras. By using these we can performance the

different calculations like Arithmetic, Geometry, Algebra, Geometry, Analytical, Trigonometry, etc. this makes the researches are turned towards the Vedic mathematics for fast operating application like Control Engineering, Signal Processing

This paper organizes as follows. In Section I deal with the introduction, followed by the session II that deals with introduction to reversible logic, Session III Vedic multiplication method, session IV deals about proposed method, session V deals with Results and analysis of our architecture with the proposed technique and Section VI concludes the paper.

### REVERSIBLE LOGIC

Generally, these multipliers can be designed using the irreversible gates like XOR, NAND and NOR etc. When this multipliers design with these gates generally the previous bits will be erased and it stores the present values when each time input changes that causes the heat dissipation at the junction, in long run this causes the damage of system and may provide the wrong values

### Reversibility Conditions

For the design of reversible gate it should satisfy the important conditions they are stated below

#### Condition 1

One to One correspondence between input and outputs, also known as "Bijective Conditions".

#### Condition 2

Each output function must be equal to 1 for its half of the inputs, known as "Balance Conditions".

### Condition 3

By inverting output, we must be able to reproduce mapped input called as “Dual” or “Inverse Conditions”.

### Reversible Logic Gates: Advantage

If the design is constructed using the reversible gates these are the features and advantages can be obtained and that are stated in table II. Not only above stated power calculations it also reduces the switching power of the transistor and intermediate power loss and moreover important the glitches are can be avoided efficiently.

For the designing the any circuit by using the reversible logic we need to considered the parameters that are described below.

1. Reversible logic gates do not allow fan-outs.
2. Reversible logic circuits should have minimum quantumcost.
3. The design can be optimized so as to produce minimum number of garbage outputs.
4. The reversible logic circuits must use minimum number of constant inputs.
5. The reversible logic circuits must use a minimum logicdepth or gate levels.

**TABLE-1**  
Reversible logic advantages

Types of power loss	Reversible logic gate advantage
$P_s$ Loss	Almost zero switching power dissipation can be obtained using the reversible gates in design
$P_{sc}$ Loss	Short circuit power loss can be minimized by using the reversible logic gates even for adiabatic circuits
$P_L$ Loss	Even tank capacitor leakage power also can be reduced for adiabatic reversible logic
$P_{static}$ Loss	Reversible MOS that inherently promises asymptotically-zero power consumption will minimize the static power
Power Consumption Reduction	Reversible logic properties shows no bit loss during computation, unique output to input port mapping etc characteristics reduces the power consumption

Different design researches are going on the reduction of the below stated optimized parameters. For the improved and advanced design by using the reversible design considering of the many aspects that related to the basic needs of the reversible logic and that should also meet the requirements of the quantum technology

### VEDIC MULTIPLICATION

Vedic sutras are derived from the traditional Indian Vedas. basic Vedic sutras is of 16 different types in that only two are used for the multiplication and more over the simple and best method of performing multiplication is urdhwatiryakbhyam sutra this name can be derived by the Vedic saints because the algorithm involves vertical and crosswise. The major aspect of designing multiplier with this sutra is, only with simple circuit also we can design the fast and efficient multiplier that are AND plane, FA and HA and the operation and the addition also independent to each other and more over pipeline operation also archived. The operation time also reduced.

Let us consider two 8 bit numbers  $X_7-X_0$  and  $Y_7-Y_0$ , where 0 to 7 represent bits from the Least Significant Bit (LSB) to the Most Significant Bit (MSB).  $P_0$  to  $P_{15}$  represent each bit of the final computed product.




Fig1: step by step method of multiplying two 8 bit numbers using the UrdhwaTiryakbyamSutra.

It can be seen from equation (1) to (15), that  $P_0$  to  $P_{15}$  are calculated by adding partial products, which are

calculated previously using the logical AND operation. The individual bits obtained from equations (1) to (15), in turn when concatenated produce the final product of multiplication which is depicted in (16). The carry bits generated during the calculation of the individual bits of the final product are represented from C1 to C30.

The carry bits generated in (14) and (15) are ignored since they are superfluous

$$P0 = A0 * B0 \quad (1)$$

$$C1P1 = (A1 * B0) + (A0 * B1) \quad (2)$$

$$C3C2P2 = (A2 * B0) + (A0 * B2) + (A1 * B1) + C1 \quad (3)$$

$$C5C4P3 = (A3 * B0) + (A2 * B1) + (A1 * B2) + (A0 * B3) + C2 \quad (4)$$

$$C7C6P4 = (A4 * B0) + (A3 * B1) + (A2 * B2) + (A1 * B3) + (A0 * B4) + C3 + C4 \quad (5)$$

$$C10C9C8P5 = (A5 * B0) + (A4 * B1) + (A3 * B2) + (A2 * B3) + (A1 * B4) + (A0 * B5) + C5 + C6 \quad (6)$$

$$C13C12C11P6 = (A6 * B0) + (A5 * B1) + (A4 * B2) + (A3 * B3) + (A2 * B4) + (A1 * B5) + (A0 * B6) + C7 + C8 \quad (7)$$

$$C16C15C14P7 = (A7 * B0) + (A6 * B1) + (A5 * B2) + (A4 * B3) + (A2 * B5) + (A1 * B6) + (A0 * B7) + C9 + C11 \quad (8)$$

$$C19C18C17P8 = (A7 * B1) + (A6 * B2) + (A5 * B3) + (A4 * B4) + (A3 * B5) + (A2 * B6) + (A1 * B7) + C10 + C12 + C14 \quad (9)$$

$$C22C21C20P9 = (A7 * B2) + (A6 * B3) + (A5 * B4) + (A4 * B5) + (A3 * B6) + (A2 * B7) + C13 + C15 + C17 \quad (10)$$

$$C25C24C23P10 = (A7 * B3) + (A6 * B4) + (A5 * B5) + (A4 * B6) + (A3 * B7) + C16 + C18 + C20 \quad (11)$$

$$C27C26P11 = (A7 * B4) + (A6 * B5) + (A5 * B6) + (A4 * B7) + C19 + C21 + C23 \quad (12)$$

$$C29C28P12 = (A7 * B5) + (A5 * B6) + (A5 * B7) + C22 + C24 + C26 \quad (13)$$

$$C30P13 = (A7 * B6) + (A6 * B7) + C25 + C27 + C28 \quad (14)$$


$$P14 = (A7 * B7) + C29 + C30 \quad (15)$$

$$P15 = (A7 * B7) \quad (16)$$


## PROPOSED MULTIPLICATION

Rather than the traditional method we uses the pipelined addition can be used for the improvement in the delay. Hence the critical path delay can be reduced. The staple reversible logic gates attained during the design is listed below:


### 1. Feynman Gate [5]:



### 2. Peres Gate [17]:



### 3. Fredkin Gate [16]:



4. HNG Gate[7]:





Fig2: reversible implementation of 2x2 UR Multiplier

Pipelining technique employed for the addition of the internal products generated by the reversible gate based on UrdhwaTiryakbyam.

- $P_0 = x_0.y_0.$
- $P_1 = x_1.y_0 + x_0.y_1.$
- $P_2 = x_2.y_0 + x_1.y_1 + x_0.y_2 + P_1$  [1].
- $P_3 = x_3.y_0 + x_2.y_1 + x_1.y_2 + x_0.y_3 + P_2$  [2:1].
- $P_4 = x_3.y_1 + x_2.y_2 + x_1.y_3 + P_3$  [2:1].
- $P_5 = x_3.y_2 + x_2.y_3 + P_4$  [2:1].
- $P_6 = x_3.y_3 + P_5$  [2:1].
- $P_7 = p_6$  [2:1]

RESULTS AND ANALYSIS

The design of the reversible 2x2, 4x4, 8x8, 16x16 and 32x32 multipliers designed using VERILOG HDL and logically verified using and MODELSIM. In our proposed method UrdhvaTiryakbhayam Vedic Multiplier designed using reversible logic gates. Principally we designed 2x2 UT multiplier and then 2x2 UT multiplier block is cascaded to acquire 4x4 multiplier. The ripple carry adders which were expected for adding the partial products were retraced using HNG gates. The simulation results are as shown in below fig.

/udya_16_16/a	5456	5456		
/udya_16_16/b	1816	1816		
/udya_16_16/c	9908096	9908096		
/udya_16_16/s0	000001	0000011110000000		
/udya_16_16/s1	000000	0000001000110000		
/udya_16_16/s2	000000	0000000111111000		
/udya_16_16/s3	000000	0000000010010011		
/udya_16_16/a1	000001	0000010000101000		
/udya_16_16/a2	000001	0000010000101111		
/udya_16_16/a3	000000	0000000010010111		
/udya_16_16/a4	000000	0000000010010111		
/udya_16_16/c1	St0			
/udya_16_16/c2	St0			
/udya_16_16/c3	St0			

Fig3: simulation result of proposed UR Multiplier

We given the A=5456 and B=1816 in binary format and in that it splitted the upper part and lower part. Then 4 8 UT multiplier take the two part inputs respective to UT sutra and produces the 4 intermediate results s1,s2,s3,s4, then those intermediate sums added to produces the final results

CONCLUSION

The basic features that are related with the optimizing parameters of the reversible logic can be achieved by our proposed method. The pipelining can be adopted by our design hence the critical path delay also reduced. The proposed design has less number of gates and minimum number of ancilla inputs compared to all other designs studied. The quantum cost is better than pervious of the studied designs. Though our design garbage outputs are reduced they can be used out as fan outs for other gates.

## REFERENCES

[1] Swami BharatiKrsnaTirtha, Vedic Mathematics. Delhi:MotilalBanarsidass publishers 1965

[2] RakshithSaligram and Rakshith T.R. "Design of Reversible Multipliers for linear filtering Applications in DSP" International Journal of VLSI Design and Communication systems, Dec-12

[3] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp.183-191, 1961.

[4] C.H. Bennett, "Logical reversibility of Computation", IBM J. Research and Development, pp.525-532, November 1973.

[5] R. Feynman, "Quantum Mechanical Computers," Optics News, Vol.11, pp. 11-20, 1985.

[6] H. Thapliyal and M.B. Srinivas, "Novel Reversible Multiplier Architecture Using Reversible TSG Gate", Proc.IEEE International Conference on Computer Systems and Applications, pp. 100-103, March 20 06.

[7] Shams, M., M. Haghparast and K. Navi, Novel reversible multiplier circuit in nanotechnology. World Appl. Sci. J.,3(5): 806-810.

[8] Somayeh Babazadeh and Majid Haghparast, "Design of a Nanometric Fault Tolerant Reversible Multiplier Circuit" Journal of Basic and Applied Scientific Research, 2012.

[9] Thapliyal, H., M.B. Srinivas and H.R. Arabnia, 2005, A Reversible Version of 4x4 Bit Array Multiplier with Minimum Gates and Garbage Outputs, Int. Conf. Embedded System, Applications (ESA'05), Las Vegas, USA, pp: 106114.

[10] H. Thapliyal and M.B. Srinivas, "Reversible Multiplier Architecture Using TSG Gate", Proc. IEEE International Conference on Computer Systems and Applications, pp. 241-244, March 2007.

[11] M. Haghparast et al. , "Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology," in World Applied Science Journal, Vol. 3, No. 6, pp. 974-978, 2008.

[12] M. S. Islam et al. , "Realization of Reversible Multiplier Circuit," in Information Tech. 1, Vol. 8, No. 2, pp. 117-121, 2005.

[13] K. Navi, M. Haghparast, S. Jafarali Jassbi, O. Hashemipour, Design of a novel reversible multiplier circuit using HNG gate, World Sci. 1 3 (6).

[14] M. Shams et al., "Novel Reversible Multiplier Circuits in Nanotechnology," in World Applied Science Journal, Vol. 3, No. 5, pp. 806- 810, 2008.

[15] M S Islam, M M Rahman, Z Begum and M Z Hafiz, 2009. Low Cost Quantum Realization of Reversible Multiplier Circuit. Information Technology Journal, vol. 8(2), pp. 208-213.

[16] E. Fredkin and T. Toffoli, "Conservative Logic", Int'l J Theoretical Physics Vol 21, pp.219-253, 1982.

[17] A. Peres, Reversible logic and quantum computers, Phys. Rev. A 32 (1985) 3266-3276.

[18] Rakshith Saligram and Rakshith T.R. "Novel Code Converter Employing Reversible Logic", International Journal of Computer Applications (IJCA), August 2012.