

Design of Carry Select Adder Using Brent Kung Adder and BEC Adder

Habeebunnisa Begum, B.E

M.Tech (VLSI & Embedded Systems),

**Adusumilli Vijaya Institute of Technology and
Research Centre.**

Syed Jilani Pasha, B.E, M.Tech, (Ph.D)

Assistant Professor,

**Adusumilli Vijaya Institute of Technology and
Research Centre.**

Abstract:

The twofold development is the basic calculating operation in modernized circuits and it got the chance to be significant in most of the propelled systems including Arithmetic and Logic Unit (ALU), chip and Digital Signal Processing (DSP). In this paper, Carry Select Adder (CSA) structures are proposed using parallel prefix adders. As opposed to using twofold Ripple Carry Adders (RCA), parallel prefix snake i.e., Brent Kung (BK) snake is used to arrange Regular Linear CSA. Adders are the crucial building thwarts in cutting edge joined circuit based arrangements. Swell Carry Adder (RCA) gives the littler arrangement however takes longer estimation time. The time essential applications use Carry Look-ahead arrangement (CLA) to decide fast results yet they provoke increase in locale.

Pass on Select Adder is an exchange off amongst RCA and CLA in term of region and deferment. Deferment of RCA is broad along these lines we have supplanted it with parallel prefix snake which gives fast results. In this paper, structures of 16-Bit Regular Linear Brent Kung CSA, Modified Linear BK CSA, Regular Square Root (SQRT) BK CSA and Modified SQRT BK CSA are sketched out. The locale and delay of all these snake outlines are processed at different data voltages. The results depict that Modified SQRT BK CSA is better than anything the different snake models similarly as deferment. The arrangements have been joined at Xilinx ISE 14.4 using Verilog HDL.

Keywords:

Brent Kung (BK) adder, Ripple Carry Adder (RCA), Regular Linear Brent Kung Carry Select Adder, Modified Linear BK Carry Select Adder, Regular

Square Root (SQRT) BK CSA and Modified SQRT BK CSA.

I. INTRODUCTION:

A snake is a propelled circuit that performs development of numbers. In various PCs and diverse sorts of processors, adders are used not pretty much as a part of the number juggling reason unit, moreover in various parts of the processor, where they are used to figure addresses, table records, and similar operations. Extension generally impacts comprehensively the general execution of electronic systems and a number juggling limit. Adders are used as a piece of multipliers, in DSP to execute diverse computations like FFT, FIR and IIR. Countless consistently are performed in chip using adders. Along these lines, pace of operation is the most basic necessity. Diagram of low power, quick data way justification systems are a champion amongst the most fundamental locales of examination in VLSI.

In CSA, each and every possible estimation of the information pass on i.e. 0 and 1 are portrayed and the result is surveyed early. Once the bona fide estimation of the pass on is known the result can be adequately picked with the help of a multiplexer stage. Customary Carry Select Adder [1] is created using twofold Ripple Carry Adders (RCAs) and after that there is a multiplexer stage. Here, one RCA ($C_{in}=1$) is supplanted by brent kung snake. As, RCA (for $C_{in}=0$) and Brent Kung snake (for $C_{in}=1$) consume more chip zone, so an incorporate one arrangement i.e., Binary to Excess-1 converter is displayed. Moreover the square root snake structures of CSA [2] are arranged using brent kung snake as a piece of solicitation to diminish the power and defer of snake.

In this paper, Modified Square Root Carry select Adder using Brent Kung snake is proposed using single BK and BEC instead of twofold RCAs in order to lessen the power use with little discipline in speed. This paper is formed as takes after: In territory 2, parallel prefix adders are depicted. Region 3 illuminates Regular Linear BK CSA and section 4 give unobtrusive components of Modified Linear BK CSA. In fragment 5, Regular Square Root BK CSA is shown. The structure of Modified Square Root BK Carry Select Adder is enlightened in Section 6. Re-establishment Results. Besides, is evaluated in range 7 and portion 8 completes up.

II. PARALLEL PREFIX ADDERS:

Parallel prefix adders [3] are used to speed up the binary additions as they are very flexible. The structure of Carry Look Ahead Adder (CLA) is used to obtain parallel prefix adders [4]. Tree structures are used to increase the speed [5] of arithmetic operation. Parallel prefix adders are used for high performance arithmetic circuits in industries as they increase the speed of operation. The construction of parallel prefix adder [6] involves three stages:

1. Pre- processing stage
2. Carry generation network
3. Post processing stage

Pre-possessing stage:

Generate and propagate signals to each pair of inputs A and B are computed in this stage. These signals are given by the following equations:

$$P_i = A_i \text{ xor } B_i \tag{1}$$

$$G_i = A_i \text{ and } B_i \tag{2}$$

Carry generation network:

In this stage, we compute carries equivalent to each bit. Implementation of these operations is carried out in parallel. After the computation of carries in parallel they are segmented into smaller pieces. Carry propagate and generate are used as intermediate signals which are given by the logic equations 3& 4:

$$CP_{i,j} = P_{i:k+1} \text{ and } P_{k,j} \tag{3}$$

$$CG_{i,j} = G_{i:k+1} \text{ or } (P_{i:k+1} \text{ and } G_{k,j}) \tag{4}$$

The operations involved in fig. 1 are given as

$$CP_0 = P_i \text{ and } P_j \tag{3(i)}$$

$$CG_0 = (P_i \text{ and } G_j) \text{ or } G_i \tag{3(ii)}$$




Fig. I Carry Network

This is the concluding step to compute the summation of input bits. It is common for all the adders and the sum bits are computed by logic equation 5& 6:

$$C_{i-1} = (P_i \text{ and } C_{in}) \text{ or } G_i \tag{4}$$

$$S_i = P_i \text{ xor } C_{i-1} \tag{5}$$

Brent-Kung Adder:

Brent-Kung adder [7] is a very well-known logarithmic adder architecture that gives an optimal number of stages from input to all outputs but with asymmetric loading on all intermediate stages. It is one of the parallel prefix adders. Parallel prefix adders are unique class of adders that are based on the use of generate and propagate signals. The cost and wiring complexity is less in brent kung adders. But the gate level depth of Brent-Kung adders [8] is $O(\log_2(n))$, so the speed is lower. The block diagram of 4-bit Brent-Kung adder is shown in Fig. 2.




Fig. 2 Block Diagram of 4-bit Brent Kung Adder

III. REGULAR LINEAR BRENT KUNG CARRY SELECT ADDER:

Conventional Carry Select Adder consists of dual Ripple Carry Adders and a multiplexer. Brent Kung Adder [9] has reduced delay as compared to Ripple Carry Adder. So, Regular Linear BK CSA is designed using Brent Kung Adder




Fig. 3 Block Diagram of 16-bit Regular Linear BK Carry Select Adder:

Carry Select Adder:

Regular Linear KS CSA consists of a single Brent Kung adder for $C_{in}=0$ and a Ripple Carry Adder for $C_{in}=1$. It has four groups of same size. Each group consists of single Brent Kung adder, single RCA and multiplexer. We use tree structure form in Brent Kung adder to increase the speed of arithmetic operation. The block diagram of Regular Linear BK CSA is shown in Fig. 3. In group 2 of Regular Linear CSA, there are single BK for $C_{in}=0$ and single RCA for $C_{in}=1$. Now, the C_3 tells whether the input carry is 0 or 1 and depending on its value the output of particular block is selected.

If $C_3=0$ then the output of BK with $C_{in}=0$ is selected using 10:5 multiplexer and if $C_3=1$ then output of RCA with $C_{in}=1$ is selected using the MUX. A 4-bit Sum [7:4] and an output carry, C_7 is obtained at the output of group 2.

IV. MODIFIED LINEAR BRENT KUNG CARRY SELECT ADDER:

Regular Linear Brent Kung Carry Select Adder uses single Ripple Carry Adder (RCA) for $C_{in}=0$ and Brent kung adder for $C_{in}=1$ and is therefore area-consuming. So, different add-one schemes like Binary to Excess-1 Converter (BEC) have been introduced. Using BEC, Regular Linear BK CSA is modified in order to obtain a reduced area and power consumption. Binary to Excess-1 converter is used to add 1 to the input numbers. So, here Brent Kung adder with $C_{in}=1$ will be replaced by BEC because it requires less number of logic gates for its implementation so the area of circuit is less. A circuit of 4-bit BEC and truth table is shown in Fig. 4 and Table I respectively




Fig. 4 4-bit Binary to Excess-1 code Converter

The Boolean expressions of 4-bit BEC are listed below, (Note: functional symbols, - NOT, & AND, \wedge XOR).

$$\begin{aligned} X_0 &= \neg B_0 \\ X_1 &= B_0 \oplus B_1 \\ X_2 &= B_2 \wedge (B_0 \oplus B_1) \\ X_3 &= B_3 \wedge (B_0 \oplus B_1 \oplus B_2) \end{aligned}$$

TABLE I. TRUTH TABLE OF 4-BIT BINARY TO EXCESS-1 CONVERTER

Binary Logic $B_0 B_1 B_2 B_3$	Excess-1 Logic $X_0 X_1 X_2 X_3$
0000	0001
0001	0010
0010	0011
0011	0100
0100	0101
0101	0110
0110	0111
0111	1000
1000	1001
1001	1010
1010	1011
1011	1100
1100	1101
1101	1110
1110	1111
1111	0000

Linear Modified BK CSA is designed using Brent Kung adder for $C_{in}=0$ and Binary to Excess-1 Converter for $C_{in}=1$ in order to reduce the area and power consumption with small speed penalty. Linear Modified BK CSA consists of 4 groups. Each group consists of single BK adder, BEC and multiplexer. The block diagram of Linear Modified BK CSA is shown in Fig. 5.




Fig.5 Block Diagram of 16-bit Linear Modified BK Carry Select Adder

To replace the N-bit Brent Kung adder, a N+1 bit BEC is required. The importance of BEC logic comes from the large silicon area reduction when designing Linear Modified BK CSA for large number of bits.

V. REGULAR SQUARE ROOT BRENT KUNG CARRY SELECT ADDER:

Regular Linear Brent Kung Carry Select Adder consumes large area and to reduce its area a new design of adder is used i.e. Regular Square Root Brent Kung Carry Select Adder. Regular Square Root BK

CSA has 5 groups of different size Brent kung adder. Each group contains single BK for $C_{in}=0$, RCA for $C_{in}=1$ and MUX. The block diagram of the 16-bit regular SQRT BK CSA is shown in Fig. 6. High area usage and high time delay are the two main disadvantages of Linear Carry Select Adder. These disadvantages of linear carry select adder can be rectified by SQRT CSA [10]. It is an improved version of linear CSA. The time delay of the linear adder can decrease, by having one more input into each set of adders than in the previous set. This is called a Square Root Carry Select Adder.




Fig. 6 Block Diagram of 16-bit Regular Square Root BK Carry Select Adder

There are 5 groups in Regular Square Root BK Carry Select Adder [11]. Here single Brent Kung adder is used for $C_{in}=0$ and ripple carry adder is used for $C_{in}=1$ and then there is a multiplexer stage. Due to the presence of RCA and BK, this circuit consumes large area.

VI. MODIFIED SQUARE ROOT BRENT KUNG CARRY SELECT ADDER:

Modified Square Root Brent Kung Carry Select Adder has been designed using Brent kung adder for $C_{in}=0$ and BEC for $C_{in}=1$ and then there is a multiplexer stage. It has 5 groups of different size Brent kung adder and Binary to Excess-1 Converter (BEC). BEC is used to add 1 to the input numbers. Less number of logic gates are used to design BEC as compared to RCA therefore it consumes less area.

The block diagram of the 16-bit modified Square Root BK Carry Select Adder is shown in Fig. 7.




Fig. 7 Block Diagram of 16-bit Modified Sqrt BK CSA

Each group contains one BK, one BEC and MUX. For N bit Brent Kung adder, N+ 1 Bit BEC is used.

VII. SIMULATION RESULTS:

We have coded the all carry select adders techniques in Verilog HDL. All the designs are synthesized in the Xilinx Synthesis Tool and Simulated using Xilinx ISE 14.4 simulator. The synthesis and simulation results are as shown below figures.




Fig.8: Block diagram of 16bit-BK-BEC Carry select adder




Fig.9: RTL Schematic of 16bit-BK-BEC Carry select adder



Fig.9: Technology Schematic of 16bit-BK-BEC Carry select adder




Fig.10: Simulation output waveform of 16bit-BK-BEC Carry select adder

VIII.CONCLUSION:

In this work, a Modified Square Root BK Carry Select Adder is proposed which is designed using single Brent kung adder and Binary to Excess-1 Converter instead of using single Brent kung adder for $C_{in}=0$ and Ripple Carry Adder for $C_{in}=1$ in order to reduce the delay and area consumption of the circuit. Here, the adder architectures like Regular Linear BK CSA, Modified Linear BK CSA, Regular SQRT BK CSA and Modified SQRT BK CSA are designed for 16-Bit word size only. This work can be extended for higher number of bits also. By using parallel prefix adder, delay and area consumption of different adder architectures is reduced. As, parallel prefix adders derive fast results therefore Brent Kung adder is used. The synthesized results show that delay consumption of Modified SQRT BK CSA is reduced in comparison to Regular Linear CSA.

REFERENCES:

- [1] Shivani Parmar and Kirat Pal Singh," Design of High Speed Hybrid CarrySelect Adder", IEEE's 3rd International Advance Computing Conference(IACC) Ghaziabad, ISBN: 978-1-4673-4527-9,22-23 February 2013.
- [2] Yajaun He, Chip-Hong Chang, and Jiangmin Gu, "An area efficient 64-Bit square Root carry-select adder for low power Applications, " in Proc.IEEE International Symposium Circuits and Systems, vol. 4, pp. 4082-4085,2005.
- [3] M. Snir, "Depth-Size Trade-Offs for Parallel Prefix Computation",Journal of Algorithms, Vol.7, Issue-2, pp.185-201, June 1986.
- [4] David Jeff Jackson and Sidney Joel Hannah, "Modelling and Comparison of Adder Designs with Verilog HDL", 25th South-eastern Symposium on System Theory, pp.406-410, March 1993.
- [5] Belle W.Y. Wei and Clark D. Thompson, "Area-Time Optimal Adder Design", IEEE transactions on Computers, vol.39, pp. 666-675, May1990.
- [6] Y. Choi, "Parallel Prefix Adder Design", Proc. 17th IEEE Symposium on Computer Arithmetic, pp. 90-98, 27th June 2005.
- [7] J. M. Rabaey, "Digital Integrated Circuits- A Design Perspective", New Jersey, Prentice-Hall, 2001.
- [8] R. Brent and H. Kung, "A regular layout for parallel adders", IEEE Transaction on Computers, vol. C-31, no.3, pp. 260-264, March 1982.
- [9] Adilakshmi Siliveru, M. Bharathi, "Design of Kogge-Stone and BrentKung adders using Degenerate Pass Transistor Logic", International Journal of Emerging Science and Engineering, Vol.-I, Issue-4, February 2013.
- [10] K. Saranya, "Low Power and Area-Efficient Carry Select Adder", International Journal of Soft Computing and Engineering, Vol.-2, Issue-6, January 2013.
- [11] Deepthi Obul Reddy and P. Ramesh Yadav, "Carry Select Adder with Low Power and Area Efficiency", International Journal of Engineering Research and Development, Vol. 3, Issue 3, pp. 29-35, August 2012.