ISSN No: 2348-4845
International Journal & Magazine of Engineering, Technology, Management and Research
A Peer Reviewed Open Access International Journal

Reducing Space and Enhanced Speed Using Vedic Multiplier with Compressors

S.Pavan kumar
M.Tech Student,
Dept of VLSI ,
Sir C.V.Raman Institute of Technology and Sciences,
Anantapur, India.

M.Amarnath Reddy
Assistant Professor,
Dept of VLSI ,
Sir C.V.Raman Institute of Technology and Sciences,
Anantapur, India.

Abstract:

With the advent of new technology in the fields of VLSI andcommunication, there is also an ever growing demand for high speed processing and low area design. It is also a well-known fact that the multiplier unit forms an integral part of processor design. Due to this regard, high speed multiplier architectures become the need of the day. In this paper, we introduce a novel architecture to perform high speed multiplication using ancient Vedic math's techniques. A new high speed approach utilizing 4:2 compressors and novel 7:2 compressors for addition has also been incorporated in the same and has been explored. Upon comparison, the compressor based multiplier introduced in thispaper, is almost two times faster than the popular methods of multiplication. With regards to area, a 1% reduction is seen. The design and experiments were carried out on a Xilinx Spartan 3e series of FPGA and the timing and area of the design, on the same have been calculated.

Keywords:

4:2 Compressor, 7:2 Compressor, Booth's Multiplier, High SpeedMultiplier, Modified Booth's Multiplier, UrdhwaTiryakbhyamSutra, Vedic Mathematics.

I.Introduction:

The speed of a processor highly depends on its multiplier'sperformance. This in turn increases the demand for high speed multipliers, at the same time keeping in mind low area and moderate power consumption. Over the past few decades, several new architectures of multipliers have been designed and explored. SomeMultipliers based on Booth'sand modified Booth'salgorithm is highly popular in modern VLSI design but they have their own set of disadvantages. By these algorithms, the multiplication process, involves several intermediate operations before arriving at the final answer.

The intermediate stages include several operations like comparisons, additions and subtractions which will reduce the speed exponentially with the total number of bits present in the multiplier and the multiplicand. Since speed is our major concern, utilizing such type of architectures is not a suitable approach since it involves several time consuming operations. In order to address the disadvantages with respect to speed of the above mentioned methods, and explored a new approach to multiplier design based on ancient Vedic Mathematics. Vedic Mathematics is an ancient and eminent approach which acts as afoundation to solve several mathematical challenges encounteredin the current day scenario. Vedic Mathematics existed in ancient India and was rediscovered by a popular mathematician, Sri BharatiKrishna Tirthaji. He bifurcated Vedic mathematics into 16 simplesutras (formulae). These Sutras deal with Arithmetic, Algebra, Geometry, Trigonometry, Analytical Geometry etc. The simplicity in the Vedic mathematics sutras paves way for its application inseveral prominent domains of engineering like Signal Processing, Control Engineering and VLSI.

One of the highlights of the Vedic math's approach is that thecalculation of all the partial products required for multiplication, are obtained well in advance, much before the actual operations of multiplication begin. These partial products are then added based on the Vedic math's algorithm to obtain the final product. This in turn leads to a very high speed approach to perform multiplication. In this paper, we explore a novel method to further enhance the speed of a Vedic mathematics multiplier by replacing the existing full adders and half adders of the Vedic mathematics based multipliers with compressors. Compressors, in its several variants, are logic circuits which are capable of adding more than 3 bits at a time as opposed to a full adder and capable of performing this with a lesser gate count and higher speed in comparison with an equivalent full adder circuit. Section II deals with the UrdhwaTiryakbhyam method of multiplication using Vedic math's in detail.

ISSN No: 2348-4845
International Journal & Magazine of Engineering, Technology, Management and Research
A Peer Reviewed Open Access International Journal

Section III describes the compressor architecture variants and introduces novelcompressor architecture. Section IV deals with the novel approach of combining the Vedic math's methodologies for multiplication and compressor techniques for a high speed multiplication design. Section V and VI deal with the results and future work possible with these techniques.

II. Vedic Math's - UrdhwaTiryakbhyam Sutra:

As mentioned earlier, Vedic Mathematics can be divided into 16different sutras to perform mathematical calculations. Among these the UrdhwaTiryakbhyam Sutra is one of the most highly preferred algorithms for performing multiplication. The algorithm iscompetent enough to be employed for the multiplication of integers as well as binary numbers. The term "UrdhwaTiryakbhyam"originated from 2 Sanskrit words Urdhwa and Tiryakbhyamwhich mean "vertically" and "crosswise" respectively. The main advantage of utilizing this algorithm in comparison with theexisting multiplication techniques, is the fact that it utilizes only logical "AND" operations, half adders and full adders to complete the multiplication operation. Also, the partial products required for Multiplications are generated in parallel and apriority to the actual addition thus saving a lot of processing time.

Let us consider two 8 bit numbers A7-A0 and B7-B0, where 0 to 7 represent bits from the Least Significant Bit (LSB) to the Most Significant Bit (MSB). P0 to P15 represent each bit of the final computed product. It can be seen from equation (1) to (15), that P0 to P15 are calculated by adding partial products, which are calculated previously using the logical AND operation. The individual bits obtained from equations (1) to (15), in turn when concatenated produce the final product of multiplication which is depicted in (16).The carry bits generated during the calculation of the individual bits of the final product are represented from C1 to C30. The carry bits generated in (14) and (15) are ignored since they are superfluous.

P0 =A0 * B0(1)
C1P1 = (A1 * B0) + (A0 * B1)(2)
C3C2P2 = (A2 * B0) + (A0 * B2) + (A1 * B1) + C1(3)
C5C4P3 = (A3 * B0) + (A2 * B1) + (A1 * B2) + (A0 * B3) +C2(4)
C7C6P4 = (A4 * B0) + (A3 * B1) +(A2 * B2)+ (A1 * B3) +(A0 * B4) + C3 + C4 (5)
C10C9C8P5 = (A5 * B0) + (A4 * B1) +(A3 * B2) + (A2 * B3) +(A1 * B4) +(A0 * B5) + C5+ C6 (6)
C13C12C11P6 = (A6 * B0) + (A5 * B1) +(A4 * B2) + (A3 * B3) + (A2 * B4) +(A1 * B5)
+ (A0 * B6) +C7 + C8 (7)
C16C15C14P7 = (A7 * B0) + (A6 * B1) +(A5 * B2) + (A4 * B3) + (A2 * B5) +(A1 * B6)
+ (A0 * B7) +C9 + C11 (8)
C19C18C17P8 = (A7 * B1) + (A6 * B2) +(A5 * B3) + (A4 * B4) + (A3 * B5) + (A2 * B6)
+ (A1 * B7) + C10 +C12 + C14 (9)
C22C21C20P9 = (A7 * B2) + (A6 * B3) +(A5 * B4) + (A4 * B5) + (A3 * B6) +(A2 * B7)
+ C13 +C15 +C17 (10)
C25C24C23P10 = (A7 * B3) +(A6 * B4) +(A5 * B5) + (A4 * B6) +(A3 * B7) +C16 + C18
+ C20 (11)
C27C26P11 = (A7 * B4) + (A6 * B5) +(A5 * B6) + (A4 * B7) + C19 +C21 + C23 (12)
C29C28P12 = (A7 * B5) + (A5 * B6) +(A5 * B7) + C22 + C24 +C26 (13)
C30P13= (A7 * B6) + (A6 * B7) + C25 +C27 + C28 (14)
P14 = (A7 * B7) + C29 + C30 (15)
P15= (A7 * B7) (16)

Fig.1 graphically illustrates the step by step method of multiplyingtwo 8 bit numbers using the UrdhwaTiryakbyam Sutra. The black circles indicate the bits of the multiplier and multiplicand, and the two-way arrows indicate the bits to be multiplied in order toarrive at the individual bits of the final product. The hardware architecture of the 8x8 Urdhwa multiplier has been designed and shown in fig. 2



Fig. 1: Pictorial Illustration of Urdhwa Tiryakbhyam Sutra for Multiplication of 2 Eight Bit Numbers

ISSN No: 2348-4845
International Journal & Magazine of Engineering, Technology, Management and Research
A Peer Reviewed Open Access International Journal

As mentioned earlier, the partial products obtained are addedwith the help of full adders and half adders. It can be seen, from equation (1) to (16), that in few equations there is a necessity of adding more than 3 bits at a time. This leads to additional hardware and additional stages, since the full adder is capable of adding only 3 bits at a time. In the next section two different types of compressor architectures are explored which assist in adding more that 3 bits at a time, with reduced architecture and increased efficiency in terms of speed.



Fig. 2: Hardware Architecture of UrdhvaTiryakbhyam MultiplierWhere the Gray Colored Blocks Represent the Full Adders and the White Colored Blocks Represent the Half Adders.

III. Compressor Adder:

A compressor adder is a logical circuit which is used to improve the computational speed of the addition of 4 or more bits at a time. Compressors can efficiently replace the combination of several half adders and full adders, thereby enabling high speed performance of the processor which incorporates the same. The compressor adder used in this paper is a 4:2 compressor adder. A lot of research in the past has been carried out on the same.

This has been elaborated below. A comparison of the 4:2 compressorwith an equivalent circuit, using full adders and half adders has also been given below.

A.4:2 Compressor Adder:



Fig. 3: Black Box of a 4:2 Compressor Adder

A 4:2 compressor as shown in fig.3.is capable of adding 4 bits andone carry, in turn producing a 3 bit output. The internal architecture of the same has been show in fig. 4. It can be clearly seen, the critical path is smaller in comparison with an equivalent circuitto add 5 bits using full adders and half adders. For the sake of comparison, the equivalent circuit to add 5 bits has also been shown in fig. 5.Let us consider the propagation delay of a gate to be tp. It is well known that a full adder has a total propagation delay of 2tp and a half adder has a propagation delay of tp. Considering this, the total propagation delay of a 4:2 adder using full adders and halfadders can be calculated as 5tp and can be seen in fig. 5. On the other hand, it can be seen from fig. 4. that the propagation delay of a 4:2 compressor remains only 3tp. Therefore, a 66.6% increase in speed can be recorded in comparison with an equivalent circuit made of full and half adders, proving to be a highly efficient architecture for addition.



Fig. 4: Gate Level Diagram of 4:2 Compressor

ISSN No: 2348-4845
International Journal & Magazine of Engineering, Technology, Management and Research
A Peer Reviewed Open Access International Journal



B.7:2 Compressor Adder:

Similar to its 4:2 compressor counterpart, the 7:2 compressor asshown in fig. 6., is capable of adding 7 bits of input and 2 carry's from the previous stages, at a time. In our implementation, we have designed a novel 7:2 compressor utilizing two 4:2 compressors, two full adders and one half adder.

The architecture for the same has been shown in fig. 7.As mentioned earlier, since the 4:2 compressor shows a significantincrease in speed by around 66.6%, utilizing the same in this architecture would improve the efficiency as opposed to a conventional approach of adding nine bits at a time using only full adders and half adders.

This leads to a great improvisation in speed of the processor. Through experimentation on a Xilinx Spartan-3e FPGA, it was found that the novel 7:2 compressor adder architecture introduced here is 1.05 times faster than aConventional approach. This result justifies the need of utilizing this compressor in our design.



Fig. 6: Black Box Representation of a 7:2 Compressor Adder.

ISSN No: 2348-4845
International Journal & Magazine of Engineering, Technology, Management and Research
A Peer Reviewed Open Access International Journal



Fig. 7: 7:2 Compressor Using 4:2 Compressor Adder

The next section discusses a novel approach to combine theefficiency of the compressor architectures introduced above with the existing Vedic mathematics approach for multiplication.

IV. Compressor Based UrdhwaTiryakbhyam Multiplier:

As mentioned in Section II, the multiplier based on Urdhwamethod of multiplication requires several full adders and half adders to add the necessary partial products. This in turn leadsto a large propagation delay due to the reasons explained in the previous section. As part of our novel approach, we combined the compressor architectures explained earlier and utilized the same inthe Urdhwa based IV. Compressor Based UrdhwaTiryakbhyam Multiplier
As mentioned in Section II, the multiplier based on Urdhwamethod of multiplication requires several full adders and half adders to add the necessary partial products.

This in turn leadsto a large propagation delay due to the reasons explained in the previous section. As part of our novel approach, we combined the compressor architectures explained earlier and utilized the same inthe Urdhwa based archit



Fig. 8: Hardware Architecture of Compressor Based UrdhwaMultiplier

An analysis on the area occupied by the new design and also theimprovement in speed in comparison with other popular methods of multiplication has been presented in the next section.

V. Results:

In order to perform a comparison, various popular multipliers – Urdhwa multiplier and also the compressor based Urdhwamultiplier were implemented on a Xilinx Spartan 3e – XC3S500E FPGA using VHDL as the RTL language with the help of XilinxProject Navigator 14.2. The codes were synthesized.Unoptimized speed and area parameters were compared. The Spartan 3e FPGA used for the experiments has a speed grade of -5 and package CP132. The results have been tabulated in Table 1.

ISSN No: 2348-4845
International Journal & Magazine of Engineering, Technology, Management and Research
A Peer Reviewed Open Access International Journal



Fig. 9: Compressor Based Vedic Multiplier Wave Forms

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	100	4656	2%
Number of 4 input LUTs	176	9312	1%
Number of bonded IOBs	32	92	34%

Fig. 10: Compressor Based Vedic Multiplier Synthesis Report

Table 1. Comparison of Area Occupied and Speed of VariousMultiplier Architectures:

Algorithm used	LUTs used	Total LUTs PRESENT	% of area
Booth algorithm	55	1920	2
Modified booth algorithm	213	1920	11
UrdhwaTiryakbhyam	185	1920	10
Compressor based UrdhwaTiryakbhyam	176	1920	9

It can be clearly noted from Table I., that in terms of speed, thecompressor based Vedic maths multiplier performs exceptionallywell and is almost 1.12 times faster than the existing Vedic math'sbased multiplier. It can also be seen that in comparison with the booth and modified booth multipliers, the new architecture is around 2.112 times and 1.509 times faster respectively with regards to speed. Another interesting thing to note is the area occupied. Since, the4:2 compressor has reduced number of gates as compared to a full/half adder based circuit, the area has also reduced equivalently. It can be seen that the compressor based multiplier has occupied an area 1% lesser than the Vedic math's and a 3% reduction with respect to the modified booth methodology is also seen.

Even though the compressor based architecture occupies area more than that of the booths method, since speed is our major concern, this fact can be ignored.

VI. Conclusion:

In this paper, we have proposed a novel high speed architecturefor multiplication of two 8 bit numbers, combining the advantages of compressor based adders and also the ancient Vedic math's methodology.A new 7:2 compressor architecture, based on 4:2compressor architecture was also discussed. Upon comparison of the area occupied by the multiplier and also its speed, with two other popular multipliers, we can conclude that the compressor based Vedic math's multiplier proves to be a better option over conventional multipliers used in several expeditious and complex VLSI circuits. As a future work, the multiplier's performance could be tested within an ALU and also compared with several other existing multipliers.

References:

[1] Jagadguru Swami Sri BharatiKrisnaTirthajiMaharaja ,"Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda".

[2] L. Sriraman, T.N. Prabakar,"Design and Implementation of Two Variable Multiplier Using KCM and Vedic Mathematics", 1st Int. Conf. on Recent Advances in Information Technology, Dhanbad, India, 2012, IEEE Proc., pp. 782-787.

ISSN No: 2348-4845
International Journal & Magazine of Engineering, Technology, Management and Research
A Peer Reviewed Open Access International Journal

[3] C. R. Baugh, B. A. Wooley,"A Two's Complement Parallel Array Multiplication Algorithm", IEEE Trans. Computers 22(12), pp. 1045–1047, 1973.

[4] HimanshuThapliyal, M. B. Srinivas,"An efficient method of elliptic curve encryption using Ancient Indian Vedic Mathematics", 48th IEEE Int. Midwest Symp. on Circuits and Systems, 2005, Vol. 1, pp. 826-828.

[5] A.D.Booth,"A Signed Binary Multiplication Technique", J. mech. And appl. math, Vol 4, No.2, pp. 236-240, OxfordUniversity Press, 1951.

[6] M. Ramalatha, K. Deena Dayalan, S. Deborah Priya, "High Speed Energy Efficient ALU Design using Vedic Multiplication Techniques", Advances in Computational Tools for Engineering Applications, 2009, IEEE Proc., pp. 600-603.

[7] L. Ciminiera, A. Valenzano,"Low cost serial multipliers for highspeedspecialised processors", Computers and Digital Techniques.

[8] KorenIsrael,"Computer Arithmetic Algorithms", 2nd Ed,pp. 141-149, Universities Press, 2001.

[9] Tiwari, Honey Durga, et al.,"Multiplier design based on ancient Indian Vedic Mathematics", Int. SoC Design Conf., 2008, Vol. 2. IEEE Proc., pp. II-65 - II-68.

[10] Hsiao, Shen-Fu, Ming-Roun Jiang, Jia-SienYeh,"Design of highspeed low-power 3-2 counter and 4-2 compressor for fast multipliers", IEEE Electronics Letters, Vol. 34, No.4,pp. 341-343, Feb. 1998.