

Sub Threshold SRAM Cell with a Single-Ended Dynamic Feedback Control 8T

Aisha Mobeen Mohammad
M.Tech (VLSISD),
Anurag Engineering College.

P.Lakshmi
Assistant Professor,
Department of ECE,
Anurag Engineering College.

M.Basha, M.Tech
HOD,
Department of ECE,
Anurag Engineering College.

Abstract

A novel 8-transistor (8T) static arbitrary access memory cell with enhanced information steadiness in sub limit operation is outlined. The proposed single-finished with element input control 8T static RAM (SRAM) cell improves the static clamor edge (SNM) for ultra low power supply. It accomplishes compose SNM of 1.4x and 1.28x as that of its range 6T and read-decoupled 8T (RD-8T), separately, at 300 mV. The standard deviation of compose SNM for 8T cell is lessened to 0.4x and 0.56x as that for 6T and RD-8T, individually. It likewise has another striking component of high read SNM ~2.33x, 1.23x, and 0.89x as that of 5T, 6T, and RD-ST, separately. The cell has hold SNM of 1.43x, 1.23x, and 1.05 x as that of 5T, 6T, and RD-8T, separately. The compose time is 71% lesser than that of single-ended asymmetrical 8T cell. The proposed 8T expends less compose power 0.72x, 0.6x, and 0.85x as that of 5T, 6T, and its territory RD-ST, separately. The read force is 0.49x of 5T, 0.48x of 6T, and 0.64x of RD-8T. The force/vitality utilization of 1-kb 8T SRAM cluster amid read and compose operations is 0.43x and 0.34x, separately, of 1-kb 6T exhibit. These components empower ultra low power uses of ST.

Index Terms

Single-ended, static noise margin (SNM), static RAM (SRAM), sub threshold, ultra low power.

I. INTRODUCTION

The convenient microchip controlled gadgets contain inserted memory, which speaks to a substantial part of the framework on chip (SoC).

These convenient frameworks need ultralow power expending circuits to use battery for more term. The force utilization can be minimized utilizing nonconventional gadget structures, new circuit topologies, and advancing the engineering. In spite of the fact that, voltage scaling has prompted circuit operation in sub limit administration with least power utilization, however there is a drawback of exponential lessening in execution [1]. The circuit operation in the sub threshold administration has cleared way toward ultralow power inserted recollections, fundamentally static RAMs (SRAMs) [1], [2]. Be that as it may, in sub threshold administration, the information steadiness of SRAM cell is a serious issue and declines with the scaling of MOSFET to sub nanometer Technology. Because of these impediments it gets to be hard to work the traditional 6-transistor (6T) cell at ultralow voltage (ULV) power supply [1]–[6].

What's more, 6T has an extreme issue of read aggravate. The essential and a successful approach to dispose of this issue is the decoupling of genuine putting away hub from the bit lines amid the read operation in [2]. This read decoupling methodology is used by ordinary 8-transistor [read decoupled 8-transistor (RD-8T)] cell which offers read static commotion edge (RSNM) equivalent with hold static clamor edge (HSNM) [2]–[4]. Be that as it may, RD-8T experiences spillage presented in read way. This spillage current increments with the scaling consequently, expanding the likelihood of fizzled read/compose operations. Comparative cells that keep up the cell current without aggravating the capacity hub are additionally proposed in [4]–[7].

Besides, to decrease the force utilization of differential piece line, a solitary finished 5T bit cell is alluring because of its diminished region and impressive dynamic and standby force sparing ability as contrasted and traditional 6T SRAM cell [8]. However, Writing1 through a nMOS pass transistor in 5T is an outline challenge. Another issue is to acquire advanced commotion edge against procedure variety sat all operations. What's more, the read soundness of single-finished 5T severely corrupts in examination with customary 6T SRAM cell [8]. Different methodologies like supported supply (entryway voltage of access transistor M5 is more prominent than VDD) produced from an extra circuit [8], gated-input compose help [9], 7T double VTH [10], asymmetrical write/read-help 8T [11], and cross-point information mindful 9T [12] have been proposed to alleviate the above issues connected with 5T. Still, none of the cell could satisfy the prerequisite of enhancing both read and compose soundness in sub threshold administration for ultralow power applications.

In this brief, we have outlined another sub threshold 8T SRAM cell that works in sub nanometer innovation hub at ULV. This 8T SRAM cell utilizes single-finished compose with element criticism slicing to upgrade compose capacity and element read decoupling to dodge read disturb [12]–[16]. Because of read decoupled system, the 9T cell [16] improves the RSNM by 4.1× as contrasted and routine 6T cell. The 9T cell has bigger composed edge (WT) as well as has faster composed time [16]. As 8T is single-finished it can spare more power consumption and territory as contrasted and [16]. Here, we center mainly on the soundness of the cell which is influenced by the procedure parameter variations. This brief is a detailed dialog of our previous work [15] on 8T, incorporating examinations with other single-finished cells like routine 5T and 8T [11]. We have additionally underscored on delay, force and half-select issues for both line and section. Aside from this, a 1-kb SRAM exhibit for proposed 8T and routine 6T was additionally planned.

The circuit reproductions are done in United Microelectronics Corporation (UMC) 90-nm process innovation at various force supplies.

II. PROPOSED 8T SRAM CELL DESIGN

To make a cell stable in all operations, single-finished with element criticism control (SE-DFC) cell is displayed in Fig. 1(a). The single-finished configuration is utilized to decrease the differential exchanging power amid read–write operation. The force expended amid exchanging/flipping of information on single piece line is lesser than that on differential bit-line pair. The SE-DFC empowers composing through single nMOS in 8T. It likewise isolates the read and composes way and displays read decoupling. The basic change of cell is considered to upgrade the safety against the process–voltage–temperature (PVT) varieties.




Fig. 1. Proposed 8T. (a) Schematic. (b) Layout.

It enhances the static clamor edge (SNM) of 8T cell in sub threshold/close edge area. The proposed 8T has one cross-coupled inverter pair, in which every inverter is comprised of three fell transistors. These two stacked cross-coupled inverters: M1–M2–M4 and M8–M6–M5 hold the information amid hold mode. The compose word line (WWL) controls one and only nMOS transistor M7, used to exchange the information from single compose bit line (WBL). A different read bit line (RBL) is utilized to exchange the information from cell to the yield when perused word line (RWL) is initiated. Two segments one-sided criticism control signals: FCS1 and FCS2 lines are utilized to control the input cutting transistors: M6 and M2, individually.




Fig. 2. Butterfly curve of HSNM for 8T.

A. Cell Layout

For examination of region, format of 5T, 6T, RD-8T, and proposed 8T are attracted UMC 90-nm CMOS innovation, as appeared in Table I. The sizes of MOSFETs utilized as a part of proposed 8T cell are delineated in Fig. 1(b). The RD-8T involves 1.3× range as contrasted and that of 6T. Because of the configuration limitations and contact region between M2, M3, M4, and M8 for proposed 8T, there are 2 × zones overhead as contrasted and 6T cell. Despite the fact that it has 2× territory of 6T, however its better implicit procedure resistance and element voltage pertinence empowers it to be utilized like cells with 1.8 × –2× zone overhead [3]–[7].

B. Write Operation

The criticism slicing plan is utilized to compose into 8T. In this plan, amid compose 1 operation FCS1 is made low which switches OFF M6. At the point when the RWL is made low and FCS2 high, M2 conducts associating Complementary Q (QB) to the ground. Presently, if the information connected to word bit line (WBL) is 1 and WWL is actuated (Table II), then current streams from WBL to Q and makes a voltage trek on Q by means of M7-composing 1 into the cell. More-over, when Q changes its state from 0 to 1, the inverter (M1–M2–M4) changes the state of QB from 1 to 0. To compose a 0 at Q, WWL is made high, FCS2 low and WBL is pulled to the ground. The low going FCS2 leaves QB gliding which can go to little negative quality and afterward the current from draw up pMOS M1 charges QB to 1.

The WT is measured as the time taken by WWL sign to-ascend to VDD/2 until the capacity hubs meet each other. The recreations for WT were performed at all procedure corners. The WT (for compose 1 and compose 0) for 8T expands (Fig. 3) with the abatement in force supply. The WT is most astounding for moderate nMOS and moderate pMOS (SS) most pessimistic scenario corner, as appeared in Fig. 3(a) and (b). Amid compose 1/0 operation, the force utilization of 8T is most elevated for quick nMOS and quick pMOS (FF) process corner overwhelmed by the quick exchanging exercises (Fig. 4). As compose 0 operation is speedier than compose 1, the compose 0 power utilization amid compose 0 is more as contrasted and that of compose 1 [Fig. 4(a) and (b)].

TABLE I: LAYOUT AREA IN UMC 90-nm TECHNOLOGY

	5T	6T	RD-8T	8T
Area (μm ²)	1.2	1.4	2.1	3.9
Area/(5T area)	1x	1.16x	1.75x	3.2x




Fig. 3. (a) Write 1 time of 8T. (b) Write 0 time of 8T.




Fig. 4. (a) Write 1 power of 8T. (b) Write 0 power of 8T.

TABLE II: OPERATION TABLE OF PROPOSED 8T SRAMCELL

	Hold	Read	Write '1'	Write '0'	Row half-selected		Column half-selected	
					Write	Read	Write	Read
WWL	'0'	'0'	'1'	'1'	'1'	'0'	'0'	'0'
RWL	'0'	'1'	'0'	'0'	'0'	'1'	'0'	'0'
FCS1	'1'	'0'	'0'	'1'	'1'	'1'	'1'	'0'
FCS2	'1'	'0'	'1'	'0'	'1'	'1'	'0'	'0'
WBL	'1'	'1'	'1'	'0'	'1'	'1'	'1'	'1'
RBL	'1'	Dis-charge	'1'	'1'	'1'	'1'	'1'	'1'

C. Read Operation

The read operation is performed by precharging the RBL and enacting RWL. On the off chance that 1 is put away at hub Q then, M4 turns ON and makes a low resistive way for the stream of cell current through RBL to ground. This releases RBL rapidly to ground, which can be detected by the full swing inverter sense intensifier. Since WWL, FCS1, and FCS2 were made low amid the read operation (Table II), thusly, there is no immediate aggravation on genuine putting away hub QB amid perusing the cell. The low going FCS2 leaves QB gliding, which goes to a negative esteem then returns to its unique 0 esteem after effective read operation. In the event that Q is high then, the size proportion of M3 and M4 will oversee the read current and the voltage contrast on RBL. Amid read 0 operations, Q is 0 and RBL holds energized high esteem and the inverter sense enhancer gives 0 at yield. Since M2 is OFF so virtual QB (VQB) is confined from QB and this keeps the shot of aggravation in QB hub voltage which eventually lessens the read disappointment likelihood and enhances the RSNM.

Amid read operation, if FCS1/FCS2 turns 1 preceding RWL are turned 0 then QB and VQB can share charge. As WWL is 0 no solid way exists amongst WBL and Q, and any aggravation in QB won't influence Q. After that if RWL goes low, the positive input will reestablish the individual states ($Q=1$ and $QB=0$). The read time is measured as the time the RWL sign is enacted until the RBL is released to 90%. The SS procedure corner demonstrates greatest read time, as appeared in Fig. 5(a). It is trailed by the SF corner and after that by alternate procedure corners. Similar to compose power; the FF procedure corner condition draws the most noteworthy read power. While read power utilization at different procedure corners nearly takes after for various force supplies [Fig. 5(b)].




Fig. 5. (a) Read 1 time. (b) Read 1 power of 8T.

D. Half-Selected Issue

At whatever point a cell is chosen for compose operation, the voltage of genuine stockpiling hub (Q) of line half-chose cells will ascend because of charge exchange from WBL [Fig. 6(a)]. The reciprocal stockpiling hub QB does not have solid association with the bit line (RWL is OFF) (Table II), and in this way, less opportunities to flip the cell as compared with traditional 6T/RD-8T cell. This can be checked by 1000 Monte Carlo (MC) reenactments, as appeared in Fig. 6(a). So also, amid read operation [Fig. 6(b)], the 1000 MC reenactments show spillage invulnerability in column half-chose cells.

The control signals (FCS1 and FCS2) are basic for every one of the phones associated in a section and amid compose operation of a cell, alternate cells in same section will hold the information effectively. At the point when segment half-chose cells QB is 0 and FCS2 goes low (compose 0 operation in chose cell in same section), then, QB will drift for compose period. The parasitic and door capacitance of the transistors M5 and M8 associated with the genuine stockpiling hub QB of segment half-chose cells will hold the information amid compose operation for chose cell [Fig. 7(a)]. The pulse width required for compose operation is little as contrasted and the information maintenance time (in miniaturized scale seconds) of half-chose cells while, FCS2 is OFF to compose 0 in chose cell. Amid read operation, FCS1 and FCS2 go low (Table II) in entire section and QB of segment half-chose cell will drift for read period. There is a little variety in the drifting QB as a result of feeble driving streams from force supply charging it, as appeared in Fig. 7(b).




Fig. 6. Thousand MC simulations of row half-selected 8T. (a) Write. (b) Read.

The segment half-chosen cells can hold the information effectively regardless of the fact that the compose/read or FCS1/FCS2 period more prominent than the required. To check spillage invulnerability, 1000 MC recreations were performed amid compose [Fig. 7(a)] and read [Fig. 7(b)] operations.




Fig. 7. 1000 MC simulations of column half-selected 8T. (a) Write. (b) Read

E. Control Signal Generation

The criticism control signals, to be specific, FCS1 and FCS2 are information subordinate. These signs associated in section astute setup [14]–[16]. Information and segment address signs are utilized to create these control signals. A typical circuit is utilized for a solitary section; accordingly, there would be a little zone overhead at cluster level. The proposed 8T cell has single-finished read port (as ordinary read decoupled RD-8T), and along these lines, the quantity of cells per bit line would be littler as contrasted and differential 6T. Because of little length RBL the parasitic capacitances are less and the deferral/power in read/compose operation would not be influenced altogether. The operation of proposed cell depends on the states of word lines, bit lines, and control signals, as appeared in Table I.

III. COMPARISON AND DISCUSSION

To approve the outline of proposed 8T, post design circuit reproductions were performed for the region (6T is upsized to same format territory as proposed 8T) conditions, as talked about in [6]. As RD-8T cell has separate perused way, extra territory can be utilized for access transistors to enhance the WSNM. Therefore, its region RD-8T cell has 3× upsized access transistors contrasted and its min-cell access transistors. The 6T is upsized to 4× of its min-cell (least conceivable W/L proportions for particular innovation size). So also, 5T is upsized to 5× of its min-cell size. Amid reproductions 25 °C and 50 MHz were kept up. The impact of PVT minor departure from cells is appeared to legitimize the SNM in sub threshold area at ULV power supply. The MC reenactments for 1000 examples considering bury/intra kick the bucket irregular varieties in edge voltage (V_{TH}) were performed at various force supplies at various procedure corners. The methodology followed in [7] is utilized to discover WSNM, RSNM, and HSNM from butterfly bend (HSNM of 8T for 1000 MC appeared in Fig. 2). This SNM is figured graphically as the edge of the biggest square that can be embedded inside the flaps of the butterfly bend [7].

A. Write Static Noise Margin (WSNM)

In RD-8T and 6T, amid compose operation there is a battle amongst access and draw down transistor. Then again, in proposed 8T, amid compose operation, FCS is low, which kills M4 in this way cutting the input and keep the battle amongst access and draw down transistor and limiting current through hub Q to ground. At the point when WWL is attested, this gives unhindered charging of Q through WBL with no supported supply on the entryway of access transistor M7. This SE-DFC plan improves WSNM altogether and results in most elevated μ of WSNM of proposed 8T that is 1.4× and 1.28× as contrasted and that of its zone 6T and RD-8T, individually, where 5T neglects to compose. Aside from high μ , the proposed cell has the most minimal σ of 0.4× and 0.56× of 6T and RD-8T, separately, at 300 mV, as appeared in Table III.

B. Read Static Noise Margin (RSNM)

The traditional read decoupled RD-8T cell has two separate nMOS transistors for read operation. In this manner, there is no read–write outline struggle and μ of RSNM is $1.18\times$ as that of proposed 8T. Be that as it may, the μ of RSNM of proposed cell is adequate for a steady perused operation under procedure varieties and σ is $0.79\times$ of RD-8T, as appeared in Table III.

C. Hold Static Noise Margin (HSNM)

In information maintenance mode, all cells (5T, 6T, RD-8T, and 8T) can maintain the procedure varieties at 300 mV at FS corner. The μ of HSNM of the proposed 8T is the best among the cells under thought. It's worth is $1.43\times$, $1.23\times$, and $1.05\times$ as that of its zone 5T, 6T, and RD-8T, separately, as obvious from Table III. In addition, σ is the minimum among all, i.e., $0.65\times$, $0.63\times$, and $0.76\times$ as that of its range 5T, 6T, and RD-8T, individually.

D. Write and Read Time

The compose 1 time of proposed 8T is contrasted and referenced A-8T [11] on the grounds that 5T neglects to perform compose 1 operation. Fig. 8(a) looks at an ideal opportunity to compose 1 even under the least favorable conditions case SS corner for various cells. It can be watched that the proposed 8T requires just $0.28\times$ time as taken by A-8T at 300 mV. Being a solitary finished SRAM cell, the proposed 8T requires generally additional time over differential cells (in this setting 6T and RD-8T) to perform compose operation. The compose 1 time for proposed 8T is $7.05\times$ and $3.71\times$ as that for RD-8T and 6T, separately, at 300 mV. Furthermore, the read 1 time of proposed cell is $2.22\times$ of 5T/6T and $1.22\times$ of RD-8T at 300 mV at SS corner, as appeared in Fig. 8(b).




Fig. 8. Comparison at SS corner. (a) Write 1. (b) Read 1 time.




Fig. 9. Comparison of energy at FF corner. (a) Write 0. (b) Read 1

TABLE III: COMPARIS ON OF MEAN (μ) AND STANDARD DEVIATION (σ) F OR PRO P OS ED 8T, IS OAREA 5T, 6T, AND RD-8T SRAM CELLS

Bit-cell	SNM at worst process corner	VDD=200mV		VDD=300mV		VDD=400mV		VDD=500mV	
		μ (mV)	σ (mV)						
Proposed 8T	WSNM (SF)	139.9	8.07	227.2	7.0	314.2	7.34	400.0	7.53
	RSNM (FS)	39.42	6.63	70.33	5.98	83.6	5.60	85.59	6.10
	HSNM (FS)	49.82	4.77	89.57	5.44	123.4	6.93	151.5	8.54
6T	WSNM (SF)	121.3	11.5	163.1	12.3	202.9	11.97	238.5	11.99
	RSNM (FS)	28.45	6.99	53.73	7.04	69.75	15.65	70.51	16.9
	HSNM (FS)	42.22	5.60	72.6	8.55	85.20	10.82	102.9	13.3
RD-8T	WSNM (SF)	139.2	11.6	176.3	11.1	225.6	11.32	271.4	11.63
	RSNM (FS)	45.32	4.70	78.9	8	97.20	11.1	110.93	14
	HSNM (FS)	47.22	4.60	83.69	7.55	99.30	10.82	120.9	13.3
5T	WSNM (SF)	Fails to write							
	RSNM (FS)	22.13	8.7	30.1	8.2	52.4	9.4	75.2	11.2
	HSNM (FS)	39.3	7.60	62.2	8.3	72.3	9.9	89.1	10.4
A-8T [11]	WSNM (SF)	70	Not given	90	Not given	120	Not given	170	Not given

TABLE IV: COMPARIS ON OF LEAKAGE OF IS OAREA BIT CELLS

	I_{leak} (nA) at VDD=0.2V	I_{leak} (nA) at VDD=0.3V	I_{leak} (nA) at VDD=0.4V	I_{leak} (nA) at VDD=0.5V
8T	11.43	22.24	37.35	57.72
6T	24.94	50.79	89.44	144.9
RD-8T	13.94	26.78	44.66	68.75
5T	32.06	65.5	115.69	187.94

TABLE VI: COMPARIS ON OF SNM WITH [6] AND [7] AT 300 mV AND 25 °C

UMC 90nm	SNM (Monte Carlo analysis)	μ (mV)	σ (mV)
Proposed 8T	HSNM (FS corner)	89.57	5.44
	RSNM (FS corner)	70.33	5.98
	WSNM (SF corner)	227.29	7.00
10T cell [6]	HSNM (FS corner)	130	8.6
	RSNM (FS corner)	43.1	13
10T cell [7]	WSNM (SF corner)	38.5	28.2
	HSNM (FS corner)	74.2	11.4
	RSNM (FS corner)	84.3	9.2
	WSNM (SF corner)	44.5	13.3

F. Array Design

The proposed 8T with feedback cutting and read decoupled schemes is implemented in a 64×16 -bit SRAM Array in 90-nm UMC CMOS technology. To save the power/energy consumption, the array has been operated in sub threshold regime. The 1-kb SRAM comprises of four banks and each bank consists of 16 words \times 16 bits. The similar architecture is used to design 1-kb array for 6T SRAM.

Both arrays are compared in Table V at 300 mV and 10 MHz. The power/energy consumption of 8T SRAM array during read and writes.

TABLE V: COMPARISON OF 1-KB ARRAY OF 8T AND 6T SRAM AT 300 mV

UMC 90nm	Write '1' Power(μ W) /Energy(J)	Write '1' Time (ns)	Write '0' Power(μ W) /Energy(J)	Write '0' Time (ns)	Read Power(μ W) /Energy(J)	Read Time (ns)
8T	6.71/6.71	49.88	9.39/9.39	36.25	15.8/15.8	26.37
6T	19.32/19.32	23.94	15.04/15.05	22.92	36.1/36.1	17.93

IV. COMPARISON SUMMARY

The WSNM of proposed 8T is the most elevated among every other cell under thought (5T, 6T, RD-8T, and A-8T [11]). RSNM is similar with that of RD-8T, while the HSNM is somewhat enhanced contrasted and other (5T, 6T, and RD-8T) cells. The proposed 8T cell has lower delay as contrasted and single-finished A-8T [11] amid compose operation and almost same postponement as single-finished RD-8T amid read operation. The force utilization amid read operation of proposed 8T is 0.49 \times , 0.48 \times , and 0.64 \times as contrasted and that of 5T, 6T, and RD-8T, separately, at 300 mV. It can be watched that, the proposed cell has higher force sparing ability amid read/compose operations, over alternate cells under thought. Like proposed 8T, 9T cell [16] likewise uses input cutting and dynamic read decoupling. 9T has 23-mV RSNM (P_{fail}= 1e-9) and because of differential compose operation with input cutting, it gives write trip purpose of 160 mV. The proposed 8T cell is likewise contrasted and 10T cells [6], [7] found in the writing and organized in Table VI. It merits seeing that; μ of WSNM of proposed 8T is the most astounding, while RSNM and HSNM are near those of 10T cells (Table VI).

V. CONCLUSION

A 8T SRAM cell with high information security (high μ and low σ) that works in ULV supplies is exhibited. We achieved improved SNM in sub threshold administration utilizing SE-DFC and read decoupling plans. The proposed cell's zone is twice as that of 6T. Still, it's better implicit procedure resistance and element voltage relevance empowers it to be utilized

like cells (8T, 9T, and 10T) along with $1.8 \times -2 \times$ zone overhead. The proposed 8T cell has high solidness and can be worked at ULV of 200–300 mV power supplies. The upside of lessened force utilization of the proposed 8T cell empowers it to be utilized for battery worked SoC plan. Future and utilizations of the proposed 8T cell can possibly be in low/ULV and medium recurrence operation like neural sign processor, subthreshold processor, wide-working extent IA-32 processor, quick Fourier change center, and low voltage reserve operation.

REFERENCES

- [1] K. Roy and S. Prasad, *Low-Power CMOS VLSI Circuit Design*, 1st ed. New York, NY, USA: Wiley, 2000.
- [2] N. Verma and A. P. Chandrakasan, "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 141–149, Jan. 2008.
- [3] C. Kushwah and S. K. Vishvakarma, "Ultra-low power sub-threshold SRAM cell design to improve read static noise margin," in *Progress in VLSI Design and Test (Lecture Notes in Computer Science)*, vol. 7373. Berlin, Germany: Springer-Verlag, 2012, pp. 139–146.
- [4] B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 680–688, Mar. 2007.
- [5] C. B. Kushwah, D. Dwivedi, and N. Sathisha, "8T based SRAM cell and related method," U.S. Patent IN920 130 218 US1, May 30, 2013.
- [6] J. P. Kulkarni, K. Kim, and K. Roy, "A 160 mV robust Schmitt trigger based subthreshold SRAM," *IEEE J. Solid-State Circuits*, vol. 42, no. 10, pp. 2303–2313, Oct. 2007.

[7]C.-H. Lo and S.-Y. Huang, "P-P-N based 10T SRAM cell for low-leakage and resilient subthreshold operation," *IEEE J. Solid-State Cir-cuits*, vol. 46, no. 3, pp. 695–704, Mar. 2011.

[8]I. Carlson, S. Andersson, S. Natarajan, and A. Alvandpour, "A high density, low leakage, 5T SRAM for embedded caches," in *Proc. 30thEur. Solid-State Circuits Conf.*, Sep. 2004, pp. 215–218.

[9]B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "A variation-tolerant sub-200 mV 6-T subthreshold SRAM," *IEEE J. Solid-State Circuits*, vol. 43, no. 10, pp. 2338–2348, Oct. 2008.

[10]S. A. Tawfik and V. Kursun, "Low power and robust 7T dual-Vt SRAM circuit," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2008, pp. 1452– 1455.

[11]M.-H. Tu, J.-Y. Lin, M.-C. Tsai, S. J. Jou, and C.-T. Chuang, "Single-ended subthreshold SRAM with asymmetrical write/read-assist," *IEEETrans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 12, pp. 3039–3047, Dec. 2010.

[12]M.-H. Tuet al., "A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive

[13]read operation timing tracing," *IEEE J. Solid-State Circuits*, vol. 47, no. 6, pp. 1469–1482, Jun. 2012.

[14]K. Takeda et al., "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 113–121, Jan. 2006.

[15]C. B. Kushwah, S. K. Vishvakarma, and D. Dwivedi, "Single-ended sub-threshold FinFET 7T SRAM cell without boosted supply," in *Proc. IEEE Int. Conf. IC Design Technol. (ICICDT)*, May 2014, pp. 1–4.

[16]C. B. Kushwah and S. K. Vishvakarma, "A sub-threshold eight transistor (8T) SRAM cell design for stability improvement," in *Proc. IEEE Int. Conf. IC Design Technol. (ICICDT)*, May 2014, pp. 1–4.

[17]M.-F. Chang, S.-W. Chang, P.-W. Chou, and W.-C. Wu, "A 130 mV SRAM with expanded write and read margins for subthreshold appli-cations," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 520–529, Feb. 2011.