

A High Speed Low Power Full Adder Using GDI Multiplexer

B.Jyothi

M.Tech (VLSISD),
Department of ECE,
Anurag Engineering College.

K.Vamshi Krishna, M.Tech

Assistant Professor,
Department of ECE,
Anurag Engineering College.

M.Basha, M.Tech

Associate Professor & HoD,
Department of ECE,
Anurag Engineering College.

Abstract:

This paper proposes a new method for implementing a low power full adder by means of a set of Gate Diffusion Input (GDI) cell based multiplexers. Full adder is a very common example of combinational circuits and is used widely in Application Specific Integrated Circuits (ASICs). It is always advantageous to have low power action for the sub components used in VLSI chips. The explored technique of realization achieves a low power high speed design for a widely used subcomponent- full adder. Simulated outcome using state-of-art simulation tool shows finer behavioral performance of the projected method over general CMOS based full adder. Power, speed and area comparison between conventional and proposed full adder is also presented.

Keywords— Low power full adder, 2-Transistor GDI MUX, ASIC (Application Specific Integrated Circuit), 12-TFA, CMOS (Complementary Metal Oxide Semiconductor)

INTRODUCTION

With the tremendous progress of modern electronic system and the evolution of the nanotechnology, the low- power & high speed microelectronic devices has come to the forefront. Now a day, as growing applications (higher complexity), speed and portability are the major concerns of any smart device it demands small-size, low-power high throughput circuitry. So, subcircuits of any VLSI chip needs high speed operation along with low-power consumption. Now a day logic circuits are designed using pass transistor logic techniques. In PTL based VLSI chips MOS switches are used to propagate different logic values in various node points, as it reduces area and delay as

compared to any other switches type [1]. It reduces the number of MOS transistors used in circuit, but it suffers with a major problem that output voltage levels is no longer same as the input voltage level. Each transistor in series has a lower voltage at its output than at its input [2]. In order to minimize sneak paths, charge sharing, and switching delays of the circuit all the sub-circuit component has to be arranged obeying the VLSI design rules. Ensuring this simulation of circuit schematics provides a platform to verify circuit performance [3].

To get better speed and power consumption results lot of approaches have been recently proposed [4]-[7]. Among them, two have been established by Hitachi CPL [4] and DPL [6]. In 1993 Hitachi demonstrated a 1.5ns 32-bit ALU in 0.25 μ m CMOS technology [6] and 4.4ns 54X54 bit multiplier [7] using DPL technique. Like Pass Transistor Logic (PTL), Domino logic, NORA logic, Complementary Pass Logic (CPL), Differential Cascode Voltage Switch (DCVS), MOS Current Mode Logic (MCML), Clocked CMOS (C2MOS etc.[8][9] are also different approach for reducing the circuit power. In 2002, A. Morgenshtein, A. Fish, and Israel A. Wagner introduced a new method for low-power digital combinational circuit design known as Gate Diffusion Input (GDI) [10].

The main purpose of this work is to implement a low power GDI based full adder & to draw a detailed comparative study with a CMOS full adder. The purpose of implementing the low power full adder is to show that using fewer number of transistors in comparison to the conventional full adder, the propagation delay time & power consumption gets reduced. It also helps in reducing the layout area thereby decreasing the entire size of a device where

this adder is used. Power consumption is becoming the major tailback in the design of VLSI chips in modern process technologies. These are evaluated from an industrial product development perspective.

DETAILED STUDY

While taking account of full adder the sum and carry outputs are represented as the following two combinational Boolean functions of the three input variables A, B and C.

$$\text{Sum} = A \oplus B \oplus C \quad \text{-----eqn.1}$$

$$\text{Carry} = AB + AC + BC \quad \text{-----eqn.2}$$

Accordingly the functions can be represented by CMOS logic as follows in fig. 1,




Fig. 1. Conventional 28-T CMOS 1 bit full adder

GDI technique based full adder have advantages over full adder using pass transistor logic or CMOS logic and is categorized by tremendous speed and low power. The technique has been described below.

Gate Diffusion Input (GDI) Technique

The GDI technique offers realization of extensive variety of logic functions using simple two transistor based circuit arrangement. This scheme is appropriate for fast and low-power circuit design, which reduces number of MOS transistors as compared to CMOS and other existing low power techniques, while the logic level swing and static power dissipation improves. It also allows easy top- down approach by means of small cell library [5]. The basic cell of GDI is shown in Fig. 2.

1. The GDI cell consists of one nMOS and one pMOS. The structure looks like a CMOS inverter. Though in case of GDI both the sources and corresponding substrate terminals

of transistors are not connected with supply and it can be randomly biased.

2. It has three input terminals: G (nMOS and pMOS shorted gate input), P (pMOS source input), and N (nMOS source input). The output is taken from D (nMOS and pMOS shorted drain terminal) [11].




Fig 2 GDI basic cell consisting of pMOS and nMOS

GDI logic style approach consumes less silicon area compared to other logic styles as it consists of less transistor count. In view of the fact that, the area is less, the value of node capacitances will be less and for this reason GDI gates have faster operation which presents that GDI logic style is a power efficient method of design. We can realize different Boolean functions with GDI basic cell. Table I shows how different Boolean functions can be realized by using different input arrangements of the GDI cell.

TABLE I. GDI CELL BASED VARIOUS LOGIC FUNCTIONS USING DIFFERENT INPUT CONFIGURATIONS AND CORRESPONDING TRANSISTOR COUNTS

N	P	G	OUTPUT	FUNCTION	TRANSISTOR COUNT
0	1	A	A'	Inverter	2
0	B	A	A'B	F1	2
B	1	A	A'+B	F2	2
1	B	A	A+B	OR	2
B	0	A	AB	AND	2
C	B	A	A'B+AC	MUX	2
B'	B	A	A'B+B'A	XOR	4
B	B'	A	AB+A'B'	XNOR	4

ARCHITECTURE OF PROPOSED GDI FULL ADDER

The basic architecture of the 2:1 MUX using GDI method is shown in fig. 3. In this configuration we have connected PMOS and NMOS gate along with a SEL line 'A', as in MUX. As we know that PMOS works on ACTIVE LOW and NMOS works on ACTIVE HIGH. So, when the SELECT input is low (0) then the PMOS get activated, and show the input 'B' in the output and due to low input (0) the NMOS stands idle, as it is activated in high input.




Fig.3 Basic view of 2T MUX using GDI technique

Same for the case, while the G input is high (1) then the NMOS get activated, and show the input 'C' at the output. Thus this circuitry behaves as a 2-input MUX using 'A' as SEL line, and shows the favorable output as 2:1MUX.




Fig.4 Block Diagram Of Low Power Proposed Full Adder Using 2t Mux

Now we are implementing the low power full adder circuit with the help of 2T MUX, made by GDI technique. It require total 6 numbers of 2T MUX having same characteristics to design a 12T full adder and connected as above in fig.4 [5].The truth table for the above circuit taking each MUX as consideration are shown table II, and from there it generates 6 various outputs of various MUX.

TABLE II.TRUTH TABLE OF LOW POWER FULL ADDER USING 2T MUX

A	B	Cin	MUX1	MUX2	MUX3	MUX4	MUX5	MUX6	SUM	Cout
0	0	0	0(B)	0(Cin)	0(Cin)	0(A)	0(Cin)	0(A)	0(A)	0(Cin)
0	0	1	0(B)	1(Cin)	0(B)	0(A)	1(Cin)	1(Cin)	1(Cin)	0(B)
0	1	0	1(B)	0(Cin)	0(Cin)	1(B)	0(A)	1(B)	1(B)	0(Cin)
0	1	1	1(B)	1(Cin)	1(B)	1(B)	0(A)	0(A)	0(A)	1(B)
1	0	0	0(Cin)	0(B)	0(B)	1(A)	0(B)	1(A)	1(A)	0(B)
1	0	1	1(Cin)	0(B)	1(Cin)	1(A)	0(B)	0(B)	0(B)	1(Cin)
1	1	0	0(Cin)	1(B)	1(B)	0(Cin)	1(A)	0(Cin)	0(Cin)	1(B)
1	1	1	1(Cin)	1(B)	1(Cin)	1(Cin)	1(A)	1(A)	1(A)	1(Cin)

LOGIC ANALYSIS

The digital circuit shown in the fig. 4 can be analyzed logically with the help of simple Boolean algebra. The outputs of each MUX can be analyzed to get the sum & carry.

$$\text{MUX1} = (\overline{B}\overline{A} + CA)$$

$$\text{MUX2} = (\overline{C}\overline{A} + BA)$$

$$\text{MUX3} = [(C\overline{A} + BA)\overline{C} + (\overline{B}\overline{A} + CA)C]$$

$$= ABC\overline{C} + \overline{A}BC + AC$$

$$= ABC\overline{C} + \overline{A}BC + AC(B + \overline{B})$$

$$= ABC\overline{C} + \overline{A}BC + ABC + \overline{A}BC$$

$$= ABC\overline{C} + ABC + \overline{A}BC + ABC + \overline{A}BC + ABC$$

$$= AB(C + \overline{C}) + BC(A + \overline{A}) + AC(B + \overline{B})$$

$$= AB + BC + CA = \text{Cout}$$

$$\text{MUX4} = \overline{A}\overline{B} + (\overline{A}B + AC)B$$

$$\text{MUX5} = (\overline{C}\overline{A} + BA)B + AB$$

$$\text{MUX6} = [\overline{A}B + (\overline{A}B + AC)B]\overline{C} + [(\overline{C}\overline{A} + BA)B + AB]C$$

$$= \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}BC + ABC = A \oplus B \oplus C = \text{Sum}$$

Logic transition, short-circuit current and leakage current are the three main sources of power dissipation in CMOS VLSI circuits [6], [7]. During the transition of output from one logic level to other both the NMOS and PMOS transistors become active and provides a short circuit path directly between supply to ground which increases the power consumption of the circuit [2], [6]. As the proposed 12-T full adder is made of GDI based MUX, it does not provide direct connections between supply and ground, so the probability of a getting short circuit current during switching can be considerably reduced; i.e, the power consumption due to short circuit current is considerably small. Again, in the proposed 12T full adder, all the select line of the MUX i.e. the G nodes

of the GDI cells are directly connected with the input signals, results a much faster transition (less delay) in its output signals. As a result, the power consumption of the final pad out stage is low and it can provide faster Sum and Cout outputs.

SIMULATION

The platform of simulator generally provides outputs on behalf of certain input characteristics or behaviors of a selected object or abstract system. Simulation can be used to get or verify the behavioral and timing analysis of the circuit models. Here conventional FA & proposed 12-T full adder circuits are analyzed in standard simulator using 250 nm technologies. We implement the conventional full adder using 28T (transistor) & simulate out its power consumption & timing delays. Then we again design & simulate out the low power full adder using the concept of GDI logic & thereby implementing the design with 2-T MUX. First 2T GDI MUX and then the conventional and proposed circuits are simulated in schematic editor by providing various input logic combinations shown in table III.

TABLE III. INPUT SPECIFICATIONS FOR 250NM TECHNOLOGY SIMULATION

Source Type	Bit
Zero Value	0V
One Value	5
Bit ON time and OFF time	10 ns
Rise time	1 ns
Fall time	1 ns
Bit Parameter (input A)	00001111
Bit Parameter (input B)	00110011
Bit Parameter (input Cin)	01010101
Simulation Stop Time	80ns




Fig 5 Test circuit schematic of 2-T GDI based 2:1MUX

FIG 5 TEST CIRCUIT SCHEMATIC OF 2-T GDI BASED 2:1MUX

2. The select line input is 'A_SEL_line' and the data inputs are 'IN0_B' and 'IN1_C'. Before simulating GDI full adder the 2-T MUX is tested with standard bit combinations as shown in fig. 5. The select line input bit pattern is '01010101'. Similarly the data input bit patterns are '00110011' and '00001111' respectively. The test circuit is simulated for 80ns with an on/off bit time of 10ns. The input and output responses are shown in fig. 6,



FIG. 6. 2T GDI BASED 2:1 MUX TRANSIENT RESPONSE.

The schematic diagrams of conventional 28-T FA and proposed 12-T FA are shown in fig. 7 & 8 respectively.




FIG 7. SCHEMATIC DIAGRAM OF CONVENTIONAL 28-T FULL ADDER




FIG. 8. SCHEMATIC DIAGRAM OF PROPOSED 8-T FULL ADDER

SIMULATION RESULTS& ANALYSIS

The schematics shown in fig. 7 & fig.8 are simulated with the help of standard simulator tool to get the timing, power analysis. The transient responses of these schematics are shown below in fig.9 & fig. 10.




FIG. 9 TRANSIENT RESPONSE OF CONVENTIONAL 28-T FA




FIG. 10 TRANSIENT RESPONSE OF PROPOSED 12-T FA

From the fig. 9 and fig.10 it can be easily understood that the proposed 12 -T full adder is having the same transient response as like the conventional 28-T FA. The power & timing analysis is tabulated in the table below,

TABLE IV. COMPARISON BETWEEN CONVENTIONAL & PROPOSED FA

		28-T CMOS CONVENTIONAL FULL ADDER	12-T PROPOSED FULL ADDER
Power Analysis	Avg. Power	150.2901 mW	78.180 mW
	Max Power	354.6744 mW	210.5247 mW
	Min Power	0.0228 mW	0.0101 mW
Transient Delay Analysis	Rise time delay	0.85 ns	0.25 ps
	Fall time delay:	1.34 ns	0.72 ps
	Avg. time delay	1.09 ns	0.48 ps

Table IV shows that our proposed full adder gives 48% improvement in avg. power consumption with respect to conventional full adder as well as 95% improvement in transient delay analysis.

Regarding area consideration it can be easily understood that this proposed 12-T FA core will be of much lower size compared to conventional 28-T FA. The estimate of area of the core can be carried out by such a manner,

MOS Transistor area: $L=0.25\mu\text{m}$, $W=2.5\mu\text{m}$

Channel area: $L \times W$

Area of Source: $5L \times W$

Area of Drain: $5L \times W$

MOS Transistor area: $(L.W)+2(5L.W)=30.25 \text{ sq.}\mu\text{m}$

Total area: No of MOS transistor \times MOS transistor area+30% extra area due to interconnection




Fig. 11 shows the core area layout of proposed full adder using 12 transistors using lambda rule.

The layout summary is as follows,

Core size in Lambda : 97.00 x 238.00

Core area (Lambda²) : 23086.00

Frame size in Lambda : 3862.00 x 3862.00

Frame area (Lambda²) : 14915044.00

The conventional 28T FA core area is equal to 28* 30.25sq.um+30% of area or 1101sq. um & 12 T FA core area is equal to 12* 30.25sq.um+30% of area or 1101sq. um or 472 sq um. As the transistor size taken for both the conventional and proposed FA is same therefore it can be easily understood that proposed 12T transistor FA will have less area with respect to 28T full adder.

Fig. 12 & 13 shows the power consumption of the 28 T & 12 T FA respectively,




FIG. 12 POWER CONSUMPTION OF CONVENTIONAL 28-T FA




FIG. 13. POWER CONSUMPTION OF PROPOSED 12-T FA

CONCLUSION

From the above results it can be concluded that our proposed full adder has got better performance in delay, power and area consideration in comparison with conventional full adder. It shows that in contrast to other conventional techniques, this approach is better and it will be more appropriate for industrial practice in complex process technologies.

REFERENCES

1. Jaume Segura, Charles F. Hawkins CMOS electronics: how it works, how it fails, Wiley-IEEE, 2004, page 132
2. Clive Maxfield *Bebop to the Boolean boogie: an unconventional guide to electronics* Newnes, 2008, pp. 423-426
3. Albert Raj/Latha VLSI Design PHI Learning Pvt. Ltd. pp. 150-153
4. Yano, K, et al, "A 3.8 ns CMOS 16*16b multiplier using complementary pass transistor logic", IEEE J. Solid State Circuits, Vol 25, p388-395, April 1990
5. Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha, and Jin-Gyun Chung, "A Novel Multiplexer-Based Low-Power Full Adder" IEEE Transaction on circuits and systems-II: Express Brief, Vol. 51, No. 7,p-345, July- 2004
6. Makoto Suzuki, et al, "A 1.5 ns 32 b CMOS ALU in double pass transistor logic", ISSCC Dig. Tech. Papers, pp 90-91, February 1993.
7. N. Ohkubo, et al, "A 4.4 ns CMOS 54X54 b multiplier using pass transistor multiplexer", Proceedings of the IEEE 1994 Custom Integrated Circuit Conference, May 1-4 1994, p599-602, San Diego, California.
8. Mohamed W. Allam, "New Methodologies for



Low-Power High-Performance Digital VLSI Design”, PhD. Thesis, University of Waterloo, Ontario, Canada, 2000

9. A.Bazzazi and B. Eskafi, "Design and Implementation of Full Adder Cell with the GDI Technique Based on 0.18 μ m CMOS Technology", International MultiConference of Engineers and Computer Scientists (IMES) Vol II, March 17 - 19, 2010, Hong Kong
10. Arkadiy Morgenshtein, Alexander Fish, and Israel A. Wagner, "Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits", IEEE Transaction on VLSI Systems, Vol. 10
11. Dan Wang. "Novel low power full adder cells in 180nm CMOS technology", 2009 4th IEEE Conference on Industrial Electronics and Applications, 05/2009