

## Power Optimized VLSI Architecture of FM0/Manchester Encoding Using Reversible Logic Gates



**Kankati Sundee**

**M.Tech Embedded Systems,  
St.Martins Engineering College, Telangana.**



**Kambhampati Swathi**

**Associate Professor,  
St.Martins Engineering College, Telangana.**

### Abstract:

The dedicated short range communication (DSRC) is an important technique to push the intelligent transportation system (ITS) into our daily life. The transmitted signal is anticipated to have zero mean for vigor issue and this is also referred as dc-balance. The FM0 and Manchester codes are used to reach the dc-balance in DSRC. The FM0 encoder and Manchester encoder structures are different, so that limited to reuse the VLSI architecture for generating both the codes. In this work, the similarity oriented logic simplification (SOLS) scheme is used to conquer this limitation. The power consumption is reduced by replacing the multiplexors in SOLS technique with reversible multiplexor. The SOLS technique based FM0 and Manchester encoder structure has better performance compared with existing structure.

### Keywords:

The dedicated short range communication, Manchester, FM0, Reversible gates, VLSI Design.

### I Introduction:

The dedicated short range communication (DSRC) [2] is a etiquette for one way or two way medium range communication mainly for the intelligent transportation system (ITS). The automobile to roadside and automobile to automobile are two important categories in DSRC. In automobile to automobile, the DSRC sending and receiving messages from one automobile to other automobile for safety issues and public information pronouncement [3], [4].

The safety matters incorporate inter cars distance, collision alarm, intersection warning and blind spot. The automobile to roadside DSRC systems are mainly concentrating on the intelligent transportation service, such as electronic toll collection (ETC) system. Using ETC system, the toll collection is electrically consummate with the contactless IC-card platform. The payment for parking service also used the ETC system.

**Table I: Profile of DSRC Standards for America, Europe and Japan**


Parameter	Europe	America	Japan
Organization	European Committee for Standardization	America Society for Testing and Materials	Associate of Radio Industries and Business
Data rate	500kbps	27Mbps	4Mbps
Carrier Frequency	5.8GHz	5.9 GHz	5.8GHz
Modulation	ASK,PSK	OFDM	ASK
Encoding	FM0	Manchester	Manchester

The DSRC standards have been recognized by several organizations in various countries. The Table I shows the DSRC standards of America, Japan and Europe. The transmitted signal is anticipated to have zero mean for vigor issue and this is called as dc-balance. But the transmitted signal contains an arbitrary binary sequence, which is difficult to obtain the dc-balance. So, the encoders are used in communication to convert one form of information into another form, which is suitable for transmission. Different types of encoders are available in communication systems. The FM0 and Manchester encoders are mainly used in DSRC to attain the dc-balance. This paper is organized as follow:

Section II explains the coding principles of Manchester encoding. Section III explains the coding principles of FM0 encoding. Section IV explains the Hardware Utilization of FM0 and Manchester encoders. Section V describes the SOLS technique based FM0/Manchester encoder. Simulation and Synthesis Results are described in Section VI. Finally the Section VII gives the conclusion. In this work, CLK and X represents the clock signal and input data.

## II.MANCHESTER ENCODING TECHNIQUE:


Manchester encoding is also referred as phase encoding. This encoding technique generally used for higher operating frequencies. In this coding, the signal is transmitted serially. The Manchester encoder is implemented with an exclusive OR (XOR) operation for X and CLK. The Fig.1. Shows the Manchester encoder structure.



**Fig.1.Manchester Encoder**

$$\text{Manchester Encoder} = X \oplus \text{CLK} \quad (1)$$

Example for Manchester encoding is given in Fig.2. For each X, Manchester code contains two parts: one for former half cycle of clock signal and other for latter half cycle of clock signal. Table II shows the operation of Manchester encoding.



**Fig-2: Example for Manchester encoding**

**Table II: Operation of Manchester Encoding**

Input Data	Clock Signal	Manchester Code
0	1	1
	0	0
1	1	0
	0	1
1	1	0
	0	1
0	1	1
	0	0
1	1	0
	0	1


In Manchester encoding, if the input X is logic-0 and clock signal CLK is logic-1 then output signal is logic-1. If the input X is logic-0 and clock signal CLK is logic-0 then output signal is logic-0. If the input X is logic-1 and clock signal CLK is logic-1 then output signal is logic-0. If the input X is logic-1 and clock signal CLK is logic-0 then output signal is logic-1.

## III.FM0 ENCODING TECHNIQUE

FM0 encoding is also called as Biphase space encoding. The FM0 encoding contains the following three rules.

1. If input data X is the logic-0, the FM0 code must demonstrate a transition between former half cycle of CLK and later half cycle of CLK.
2. If X is the logic-1, no transition is permitted between half cycles of CLK.
3. The transition billed among each FM0 code, no affair what the X is.


Example for FM0 encoding is shown in Fig.3. For each X, the FM0 code contains two parts: one for former half cycle of CLK and other for latter half cycle of CLK. In Fig.3 at cycle-1, the X is logic-0, according to rule-1 their exhibits a transition on FM0 code. For simplicity, this transition is initially set from logic-0 to logic-1. According to rule-3 transition is billed among each FM0 code, so in the beginning of cycle-2 the logic-1 is changed to logic-0. According to rule-2, the entire cycle-2 holds the logic level without any transition.



**Fig.3. Example for FM0 encoding**


#### IV.HARDWARE ARCHITECTURE OF FM0 AND MANCHESTER ENCODERS

The Manchester encoder hardware architecture contains an xor operation as shown in Fig.1. The Hardware Architecture of the FM0 encoder is designed using the finite state machine (FSM). The FSM of FM0 code contains four states that can be shown in Fig.4.



**Fig.4.States definition for FM0 encoding**

Each state is assigned to a state code and each state code contains A and B. Based on the FM0 contained coding principles, Fig.5 shows the FSM of FM0. Suppose the initial state is S1 and its state code is 11 for A and B. If the input signal X is logic-0, the state transition must pursue both rules 1 and 3. If the X is logic-1, based on rules 2 and 3 the state transition is done.



**Fig.5. Finite State Machine (FSM) of FM0**

The Table III shows the state transition table of FM0. In Table III A(t) and B(t) represents the current states at time instant "t". A(t-1) and B(t-1) represents the previous states.

**Table III: State Transition table of FM0**

Previous State A(t-1)	B(t-1)	Current State			
		A(t)		B(t)	
		X=0	X=1	X=0	X=1
1	1	0	0	1	0
1	0	1	1	0	1
0	1	0	0	1	0
0	0	1	1	0	1

From Table III, the Boolean operations for A(t) and B(t) are given as

$$A(t) = \overline{B(t-1)} \quad (2)$$


$$B(t) = X \oplus B(t-1) \quad (3)$$

The Boolean operations involved in FM0 code is given as

$$FM0\ code = CLK\ A(t) + \overline{CLK}\ B(t) \quad (4)$$

$$FM0\ code = CLK\ \overline{B(t-1)} + \overline{CLK}\ B(t) \quad (5)$$

From Equations (1) and (4) Fig.6. Shows the Hardware Architecture of FM0/Manchester encoders.



**Fig.6. Conventional Hardware Architecture of FM0/Manchester Encoder.**


FM0 encoder hardware architecture is shown in top part of the Fig.6. Manchester encoder hardware architecture is shown in bottom part of the Fig.6. The Manchester encoder simply performs the XOR operation between the input data X and clock signal CLK. The FM0 encoder depends on input data X and previous state of the FM0 code. From the Fig.6, the flip flops DFFA and DFFB are used to store the state code of the FM0 code. MUX\_1 switch the A(t) to B(t) based on the selection of clock signal. A(t) and B(t) are implementing based on equations (2) and (3). Depending on mode selection of the MUX\_2 the coding is performed. The FM0 code is obtained, when mode=0 and Manchester code is obtained, when mode=1.

#### V.FM0 ENCODER AND MANCHESTER ENCODER ARCHITECTURE DESIGN USING SOLS TECHNIQUE


The intention of SOLS scheme is to design a fully salvaged VLSI architecture for Manchester and FM0 encodings. The SOLS technique is divided into two categories: 1) Area Compact Retiming 2) Balance logic operation sharing.

##### A) Area Compact Retiming

The FM0 logic in Fig.6 is simply shown in Fig.7(a). The logic for B(t) and the logic for A(t) are the Boolean functions to obtain B(t) and A(t). For FM0, the DFFA and DFFB are used to store the state code of each state. From equations (2) and (3) the alteration of state code depends only on B(t-1) instead of both B(t-1) and A(t-1).




**Fig.7(a). FM0 Encoder without Area Compact Retiming**



**Fig.7(b).FM0 Encoder with Area Compact Retiming**

A single one bit flip flop is only required for FM0 encoding to store the B(t-1). If the flip flop DFFA is removed directly, that presents non synchronization between A(t) & B(t) and causes the logic blunder of FM0 code. The logic fault is avoided by replacing the flip flop DFFB after the MUX\_1 as shown in Fig.7(b), Where the DFFB is tacit to be positive edge triggered. At each cycle the FM0 code embracing A & B and obtained from the logic of A(t) and B(t). The MUX\_1 is used to switch the FM0 code alternatively between A(t) and B(t) with control signal CLK. In Fig.7(a) the output of flip flop DFFB is directly given to the logic for B(t) with one cycle latency. If the CLK is logic-0, the MUX\_1 selects the B(t) and conceded to the D of DFFB. Then the impending positive edge of the CLK revises it to the Q of DFFB. The timing diagram of FM0 encoding with area compact retiming as shown in Fig.8.






**Fig.8.Timing diagram of FM0 encoder with Area Compact Retiming**

### B) Balance Logic Operation Sharing


The Manchester encoding can be obtained from  $X$  xor CLK and it is also given as

$$X \oplus CLK = X \overline{CLK} + \bar{X} CLK \quad (7)$$

The expression (7) can be realized using multiplexer as shown in Fig.9(a). It is fairly related to the Boolean function of FM0 encoding in expression (4). From the expressions (4) & (6) the Manchester and FM0 logics have a multiplexer with control signal CLK. The topic of balance logic operation sharing is shown in Fig.9(b), in that to incorporate the  $\bar{X}$  into  $A(t)$  and  $X$  into  $B(t)$ .




**Fig.9(a).Multiplexer based Manchester Encoder**




**Fig.9 (b).Combines the logic operations of FM0 and Manchester Encoders**

The fig.10 shows the logic for  $A(t)/\bar{X}$ . The inverter of  $B(t-1)$  gives the  $A(t)$  and inversion of  $X$  gives the  $\bar{X}$ . The logic for  $A(t)/\bar{X}$  use one inverter and a multiplexer is sited prior to the not gate to switch the operands of  $X$  and  $B(t-1)$ . Based on mode signal to perform either Manchester or FM0 encoding.




**Fig.10.Balance Logic Operation Sharing of  $A(t)$  &  $\bar{X}$**


The logic for  $B(t)/X$  is also derived using similar concept, that can be shown in Fig.11(a). But the structure shown in Fig.11(a) has a drawback. The XOR gate is only used for FM0 encoding and not used for Manchester encoding. This results hardware of this architecture is decreases. The  $X$  can be interpreted as  $X \oplus 0$  and this XOR operation can be used for both FM0 and Manchester encodings. As a result, the Fig.11(b) shows the logic for  $B(t)/X$ . In that multiplexer is used to switch the operands of  $B(t-1)$  and logic-0. Using area compact retiming technique the multiplexer in Fig.11(b) is replaced with DFFB as shown in Fig.11(c). The CLR is the clear signal used to reset the DFFB content to logic-0. The Manchester encoding is performed by activating the CLR, this can set DFFB content to zero. The FM0 encoding is performed by disabling the CLR and DFFB gives the  $B(t-1)$ .



**Fig.11(a).Balance Logic Operation Sharing of  $X$  and  $B(t)$  without XOR sharing**



**Fig.11(b).Balance Logic Operation Sharing of  $X$  and  $B(t)$  with XOR sharing**



**Fig.13. Modified structure of FM0/Manchester encoder with balance computation time between B(t)/X and A(t)/ Xbar**

## VI REVERSIBLE LOGIC GATES



Input and output vectors for 3×3 FRG (Fredkin and Toffoli, 1982) is well-defined as follows:  $I = (A, B, C)$  and  $O = (P=A, Q=(\sim A \& B) \text{ or } (A \& C), R=(\sim A \& C \text{ or } A \& B))$  FRG gate is showed in Fig. 14 and it is used in to hypothesis Multiplexers circuits. This gate is used in the planned designs for execution both AND and OR operation. This AND-OR output is attained at output R. The quantum cost of Peres gate is 5.

Diagram of a 3-input majority gate (FRG Gate). The gate has three inputs: A, B, and C. The outputs are:

- P = A
- Q =  $\overline{A}B + AC$
- R =  $\overline{A}C + AB$

### B Modified Fredkin Gate (MFRG)

Input and output vectors for 3×3 FRG (Fredkin and Toffoli, 1982) is well-defined as follows:  $I = (A, B, C)$  and  $O = (P=A, Q = (A \& \sim B) \text{ xor } (A \& \sim C), R = (\sim A \& C) \text{ xor } (A \& B))$  MFRG gate is showed in Fig. 15 and it is used in to hypothesis in Multiplexers circuits. This gate is used in the planned designs for execution both AND and OR operation. This AND-OR output is attained at output R. The quantum cost of Peres gate is 4.




Figure 15: Modified Fredkin Gate

### Proposed 2:1 Multiplexer

Fig. 16 shows the proposed architecture for 2:1 MUX using MFRG gate.




Figure 16: Proposed 2x1 Multiplexor

## VII.RESULTS AND PERFORMANCE ANALYSIS

We have verified the FM0/ Manchester encoder architectures by writing the Verilog HDL code, Simulated and Synthesized. The Simulation Result of the FM0/Manchester encoder with SOLS technique using unbalance is shown in Fig.17.



Figure 17: FM0/Manchester encoding using SOLS unbalance technique




Figure 18: FM0/Manchester encoding using SOLS balance technique

The power consumption results obtained from the Xilinx Power estimator for targeting Xilinx FPGA Spartan 3E is shown in Figure 19 and figure 20.

Power summary:	I(mA)	P(mW)
Total estimated power consumption:		106
Vccint 1.20V:	27	32
Vccaux 2.50V:	18	45
Vcco25 2.50V:	12	29
Clocks:	0	0
Inputs:	0	0
Logic:	0	0
Outputs:		
Vcco25	10	24
Signals:	0	0
Quiescent Vccint 1.20V:	27	32

Figure 19: Power consumption for FM0/Manchester encoder using existing Multiplexor

Power summary:	I(mA)	P(mW)
Total estimated power consumption:		84
Vccint 1.20V:	26	32
Vccaux 2.50V:	18	45
Vcco25 2.50V:	3	7
Clocks:	0	0
Inputs:	0	0
Logic:	0	0
Outputs:		
Vcco25	1	2
Signals:	0	0
Quiescent Vccint 1.20V:	26	32
Quiescent Vccaux 2.50V:	18	45
Quiescent Vcco25 2.50V:	2	5

Figure 20: Power consumption for FM0/Manchester encoder using Reversible Multiplexor

## VIII.CONCLUSION

The dedicated short range communication (DSRC) is an important technique to push the intelligent transportation system (ITS) into our daily life.

The transmitted signal is anticipated to have zero mean for vigor issue and this is also referred as dc-balance. The FM0 and Manchester codes are used to reach the dc-balance in DSRC. The FM0 encoder and Manchester encoder structures are different, so that limited to reuse the VLSI architecture for generating both the codes. In this work, the similarity oriented logic simplification (SOLS) scheme is used to conquer this limitation. From the Synthesis results, the SOLS technique based FM0 and Manchester encoder structure yields significantly less Power Consumption than the Conventional FM0 and Manchester encoder SOLS structure.

## REFERENCES:

- [1] Yu-Hsuan Lee, Member, IEEE, and Cheng-Wei Pan, "Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications" in IEEE Transactions on Very Large Scale Integration systems, March 2015
- [2] F. Ahmed-Zaid, F. Bai, S. Bai, C. Basnayake, B. Bellur, S. Brovold, et al., "Vehicle safety communications Applications (VSC-A) final report," U.S. Dept. Trans., Nat. Highway Traffic Safety Admin., Washington, DC, USA, Rep. DOT HS 810 591, Sep. 2011.
- [3] J. B. Kenney, "Dedicated short-range communications (DSRC) standards in the United States," Proc. IEEE, vol. 99, no. 7, pp. 1162–1182, Jul. 2011.
- [4] J. Daniel, V. Taliwal, A. Meier, W. Holfelder, and R. Herrtwich, "Design of 5.9 GHz DSRC-based vehicular safety communication," IEEE Wireless Commun. Mag., vol. 13, no. 5, pp. 36–43, Oct. 2006.
- [5] P. Benabes, A. Gauthier, and J. Oksman, "A Manchester code generator running at 1 GHz," in Proc. IEEE, Int. Conf. Electron., Circuits Syst., vol. 3. Dec. 2003, pp. 1156–1159.

[6] A. Karagounis, A. Polyzos, B. Kotsos, and N. Assimakis, "A 90nm Manchester code generator with CMOS switches running at 2.4 GHz and 5 GHz," in Proc. 16th Int. Conf. Syst., Signals Image Process., Jun. 2009, pp. 1–4.

[7] Y.-C. Hung, M.-M. Kuo, C.-K. Tung, and S.-H. Shieh, "High-speed CMOS chip design for Manchester and Miller encoder," in Proc. Intell. Inf. Hiding Multimedia Signal Process., Sep. 2009, pp. 538–541.

[8] M. A. Khan, M. Sharma, and P. R. Brahmanandha, "FSM based Manchester encoder for UHF RFID tag emulator," in Proc. Int. Conf. Comput., Commun. Netw., Dec. 2008, pp. 1–6.

[9] M. A. Khan, M. Sharma, and P. R. Brahmanandha, "FSM based FM0 and Miller encoder for UHF RFID tag emulator," in Proc. IEEE Adv. Comput. Conf., Mar. 2009, pp. 1317–1322. pp. 693–697, May 2001.

## Author Profile:

**Kankati Sundeep** completed his Btech in Electronics & Communication Engineering, currently pursuing his Mtech Embedded Systems from St Martins Engineering College, HYD Telangana.

**Kambhampati Swathi** completed her Mtech in Embedded Systems, Currently working as an Associate Professor in St Martins Engineering College, HYD Telangana.