

Implementation of Vertical-Horizontal Binary Common Sub-Expression Elimination Algorithm for FIR Filters Using Complementary Technique

Sai Chandana Mallikanti

M.Tech (VLSI System Design)

Department of ECE

Sagar Group of Institutions

Hyderabad, T.S, India.

Annapurna Busi

Assistant Professor

Department of ECE

Sagar Group of Institutions

Hyderabad, T.S, India.

Thirupathaiah Perla

Assistant Professor & HoD

Department of ECE

Sagar Group of Institutions

Hyderabad, T.S, India.

Abstract

Finite Impulse Response (FIR) filters are widely applied in multistandard wireless communications. The two key requirements of FIR filters are reconfigurability and low complexity. The complexity of linear phase FIR filters is dominated by the number of adders (subtractors) in the coefficient multiplier. The Common Subexpression Elimination (CSE) algorithm reduces number of adders in the multipliers and dynamically reconfigurable filters can be efficiently implemented. A new greedy CSE algorithm based on Canonic Signed Digit (CSD) representation of coefficients multipliers for implementing low complexity higher order FIR filters. Design examples shows that the filter architectures offer power reduction and good area and speed improvement over the existing FIR filter implementation.

Keywords- *FIR filter, common subexpression elimination (CSE), Canonical signed digit (CSD), Software Defined radio (SDR).*

1 INTRODUCTION

Recent advances in mobile computing and communication applications demand low power and high speed VLSI Digital Signal Processing (DSP) systems. One of the most important operations in DSP is finite impulse response filtering. The FIR filter performs the weighted summations of input sequences and is widely used in mobile communication systems for variety of tasks such as channelization, channel equalization, pulse shaping and matched filtering due

to their properties of linear phase and absolute stability. The digital filters employed in mobile systems must be higher order and realized to consume less power and operate at high speed. Recently evolving as a promising technology in the area of wireless communications is Software Defined Radio (SDR). The idea behind SDR is to replace most of the analog signal processing in the transceivers with digital signal processing in order to provide the advantage of flexibility through reconfiguration or reprogramming. This will support multistandard wireless communications in different air-interfaces to be implemented on a single hardware platform. SDR receiver must be realizing of low power consumption and high speed. The most computationally demanding block of a SDR receiver is channelizer which operates at the highest sampling rate. Channel filter which extracts multiple narrowband channels from a wideband signal using a bank of FIR filter. In polyphase filter structure, decimation can be done to channel filtering so that need to operate only low sampling rates. The speed of operation of the channel filter is reduced by using polyphase filter structure. The aim of the wireless communication receiver is to realize its applications in mobile, low area and low power is possible by implementation of FIR channel filter.

Channelizer requires high speed, low power and reconfigurable FIR filters. The problem of designing FIR filters is dominated by a large number of multiplications, which increases area and power even if implemented in full custom integrated circuits. The

multiplications are reduced by replacing them into addition, subtraction and shifting operation. The main complexity of FIR filters is dominated by the number of adders/subtractors used to implement the coefficient multipliers. To reduce the complexity, the coefficient can be expressed in common subexpression elimination methods based on Canonical Signed Digit (CSD) representation to minimize the number of adders/subtractors required in each coefficient multiplier. The aim of CSE algorithm is to identify multiple occurrences of identical bit patterns present in coefficients, to eliminate the redundant multiplications. The proposed CSE method which improved adder reductions and low complexity FIR filter compared to the existing implementation. The reconfigurability of FIR filter depends on Reconfigurable Multiplier Block (ReMB). The ReMB, which generate all the coefficient products and multiplexer which select the required coefficient depends on the inputs. This multiplexer used to reduce the redundancy in the multiplier block design. In wireless communication application reconfigurable filters are meet adjacent channel attenuation specification. In this paper, to propose two architectures that integrates reconfigurability and low complexity. Multiplication of single variable (input signal) with multiple constants (coefficients) is known as Multiple Constant Multiplications (MCM). The MCM is optimized for eliminating redundancy using proposed CSE algorithm to minimize the complexity. This paper is organized as follows. The CSE method is reviewed in section 2. The greedy common subexpression elimination algorithm is proposed in Section 3. In Section 4, the proposed FIR filter architecture is introduced. Design results and comparison are shown in Section 5.

2 COMMON SUBEXPRESSION ELIMINATION

A CSE algorithm using binary representation of coefficients for the implementation of higher order FIR filter with a fewer number of adders than CSD-based CSE methods is used. CSE method is more efficient in reducing the number of adders needed to realize the multipliers when the filter coefficients are represented in the binary form. The observation is that the number

of unpaired bits (bits that do not form Common Subexpressions (CSs)) is considerably few for binary coefficients compared to CSD coefficients, particularly for higher order FIR filters. The Binary CSE (BCSE) algorithm deals with elimination of redundant binary common subexpression that occurs within the coefficients. The BCSE technique focuses on eliminating redundant computations in coefficient multipliers by reusing the most common binary bit patterns (BCSs) present in coefficients [9]. The number of BCSs that can be formed in an n-bit binary number is $2^n - (n + 1)$. For example, a 3-bit binary representation can form four BCSs, which are [0 1 1], [1 0 1], [1 1 0] and [1 1 1]. These BCSs can be expressed as

$$\begin{aligned} [0 \ 1] &= \\ 1 \ x_2 &= 2^{-1}x + 2^{-2}x \end{aligned} \quad (1)$$

$$\begin{aligned} [1 \ 1] &= \\ 0 \ x_3 &= x + 2^{-2}x \end{aligned} \quad (2)$$

$$\begin{aligned} [1 \ 0] &= \\ 1 \ x_4 &= x + 2^{-1}x \end{aligned} \quad (3)$$

$$\begin{aligned} [1 \ 1] &= \\ 1 \ x_5 &= x + 2^{-1}x + 2^{-2}x \end{aligned} \quad (4)$$

where x is the input signal. Note that other BCSs such as [0 0 1], [0 1 0] and [1 0 0] do not require any adder for implementation as they have only one nonzero bit. A straight forward realization of above BCSs would require five adders. However x2 can be obtained from x4 by a right shift operation (without using any extra adders).

$$x_2 = 2^{-1}x + 2^{-2}x = 2^{-1}(x + 2^{-1}x) = 2^{-1}x_4 \quad (5)$$

Also, x5 can be obtained from x4 using an adder: $x_5 = x + 2^{-1}x + 2^{-2}x = x_4 + 2^{-2}x$. (6) Thus, only three adders are needed to realize the BCSs x2 to x5. The number of adders required for all the possible n-bit binary subexpressions is $2^{n-1} - 1$. The number of adders needed to implement the coefficient multipliers using the binary representation-based BCSE is considerably less than the CSD-based CSE methods.

3 GREEDY COMMON SUBEXPRESSION ELIMINATION ALGORITHMS

The new CSE algorithm combines three techniques, binary Horizontal Subexpression Elimination (HCSE), binary Vertical Subexpression Elimination (VCSE) and hardwiring of the final stages, which reduces the number of adders. This technique focuses on eliminating redundancy by searching and selecting patterns with a look ahead technique in coefficient multiplier [10]. The previous methods only based on (BCSs), for example x_3 to x_6 are formed from the binary representation of coefficient as follows. $[0\ 1\ 1] = x_3 = 2^{-1}x_1 + 2^{-2}x_1$ (7) $[1\ 0\ 1] = x_4 = x_1 + 2^{-2}x_1$ (8) $[1\ 1\ 0] = x_5 = x_1 + 2^{-1}x_1$ (9) $[1\ 1\ 1] = x_6 = x_1 + 2^{-1}x_1 + 2^{-2}x_1$ (10) A direct realization of the BHCSs (7) to (10) would require 5 adders. But as x_5 can be obtained from x_3 by a shift operation and x_6 from x_5 using an adder, only 3 adders are required to realize the BHCSs.

$$x_3 = 2^{-1}x_1 + 2^{-2}x_1 = 2^{-1}(x_1 + 2^{-1}x_1) = 2^{-1}x_8 \quad (11)$$

$$x_6 = x_1 + 2^{-1}x_1 + 2^{-2}x_1 = x_8 + 2^{-2}x_1 \quad (12)$$

The main disadvantage of the BHCSs is formed without a look-ahead and therefore many bits are left ungrouped after obtaining the BHCSs. The proposed CSE method can be explained using the example of a 12-tap FIR filter coefficients shown in Table I.

Table I Filter Coefficients representation of CSD

	1	2	3	4	5	6	7	8	9	10	11	12
h_0	0	0	1	0	1	0	0	-1	0	1	0	1
h_1	0	0	1	0	1	0	1	0	0	-1	0	0
h_2	0	0	0	0	1	0	0	0	0	1	0	1
h_3	0	0	0	1	0	1	0	1	0	0	1	0
h_4	0	0	0	1	0	1	0	-1	0	0	1	0
h_5	0	1	0	0	1	0	1	0	0	1	0	0

The patterns are obtained based on a look-ahead method, as shown in Table II and III. Table II shows the conventional horizontal subexpression formation for an example filter h_0 and h_1 , whereas Table III shows the same fusing our look-ahead method. In Table II the two bits are ungrouped. Whereas in Table III all the bits are grouped this minimizes the number

of adders. The HCSs $x_3 = [1\ 0\ 1]$, $x_4 = [1\ 0\ -1]$, $x_5 = [1\ 0\ 0\ 1]$, $x_6 = [1\ 0\ 0\ -1]$ and VCS $x_2 = [1\ 1]$.

Table II Sequential Grouping (Horizontal Method)

	1	2	3	4	5	6	7	8	9	10	11	12
h_0	0	0	1	0	1	0	1	0	-1	0	-1	0
h_1	0	0	1	0	0	1	0	0	1	0	0	0

The number of Multiplier Block Adders (MBAs) required to implement the filter using the direct method (method using shifts and adds) in Table I is 18. The proposed Greedy CSE method needs only 11 MBAs (6 for subexpressions and 5 for actual realization), which is a reduction of 39% over the direct method. The reduced percentage is larger when higher order filters are considered. In greedy CSE method coefficient are fixed realize low complexity.

4 PROPOSED FIR FILTER ARCHITECTURES

In this section, the proposed FIR filter architecture is presented. Fig.1 shows proposed FIR filter architecture based on the transposed direct form. The dotted portion in Fig. 3 represents the Multiplier Block (MB) [coefficient multiplier share the same input

	1	2	3	4	5	6	7	8	9	10	11	12
h_0	0	0	1	0	1	0	1	0	-1	0	-1	0
h_1	0	0	1	0	0	1	0	0	1	0	0	0




Figure: 1 FIR Filter Architecture (Transposed direct form).

The MB reduces the complexity of the filter implementations, by exploiting MCM. The redundancy occurs in MCM, that redundant computations are

eliminated using greedy CSE. In Fig. 1, PE-i represents the processing element corresponding to the i th coefficient. PE performs the coefficient multiplication operation with the help of a shift and add unit.




Fig 2: data flow diagram of CM using VHBCSE algorithm

In the flow diagram first the sign conversion takes place for the given input and the result is forwarded to the partial product generator block. The result of partial product generator block is given to multiplexer unit. Addition operations are performed at the controlled addition at layer 2 and 3. Control logic generator generates some control signals to check equality. At the final addition the required addition is performed. At last again sign conversion is done to get the original data.

OVERVIEW:


The difference between the existing and proposed is that, here we have implemented 1's complement with canonical signed digit after the partial product generator block. The second difference is we had eliminated the multiplexer in the sign conversion block. The reason is that based on the multiplexer's selection line whether the complemented or not complemented data is to be forwarded is

decided. In order to reduce that time delay we remove the multiplexer in the sign conversion block.


5 RESULTS AND COMPARISON

In this section, the synthesis results of the architectures are presented and parameters like area, power and delay are compared. The Xilinx 14.2i ISE used for synthesizing purposes.


EXISTING RESULTS:



a)



b)



c)

Figure:4 a) Block Diagram, b) RTL Schematic, c) Waveform

Area & Delay Reports

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	844	768	109%
Number of 4 input LUTs	1587	1536	103%
Number of bonded IOBs	184	124	148%

a)


Timing Summary:

Speed Grade: -5

Minimum period: No path found
 Minimum input arrival time before clock: No path found
 Maximum output required time after clock: No path found
 Maximum combinational path delay: 33.566ns

b)

Figure: 5 a) Area, b) Delay



c)

Figure: 6 a) Block Diagram, b)RTL Schematic, c)Waveform

Area & Delay Reports

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice LUTs	1084	9112	11%
Number of fully used LUT-FF pairs	0	1084	0%
Number of bonded IOBs	184	232	79%

a)

Timing Summary:


Speed Grade: -3

Minimum period: No path found
 Minimum input arrival time before clock: No path found
 Maximum output required time after clock: No path found
 Maximum combinational path delay: 16.066ns


b)

Figure: 7 a) Area, b)Delay

PROPOSED RESULTS:



a)



b)

CONCLUSION

The proposed new approaches are CM and VH-BCSE, for implementing reconfigurable higher order filters with low complexity. The proposed methods make use of architectures and the reduction in complexity is achieved by applying the greedy VH-BCSE algorithm. The CM architecture results in high speed filters and results in low area and thus low power filter implementations. The CM also provides the flexibility of changing the filter coefficient wordlengths dynamically. The proposed reconfigurable architectures can be easily modified to employ any common subexpression elimination (CSE) method, which results in architectures that offers good area and power reductions and speed improvement reconfigurable FIR filter implementations.

REFERENCES

1. Mahesh, R. and Vinod A. P. (2010) „New Reconfigurable Architectures for Implementing FIR Filters with Low Complexity“, computer-aided design of integrated circuits and systems, Vol. 29, No. 2.
2. Vinod, A.P. and Lai, E.(2006) „Low Power and High-Speed Implementation of FIR Filters for Software Defined Radio Receivers“, IEEE Trans. WirelessCommun., Vol. 5, No. 7, pp. 1669–1675.
3. Mitola,J.(2000) “Object-oriented approach wireless systems engineering,” in Software Radio Architecture.
4. Wang,Y.and Mahmoodi,H. (2004) “Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering,” in Proc. IEEE Int. Conf. Acoust. Speech Signal Process, vol. 5., pp. 97–100.
5. Hartley, R.I. (1996) „Subexpression Sharing in Filters Using Canonic Signed Digit Multipliers“, IEEE Trans. Circuits Syst. II, Vol. 43, No. 10, pp. 677–688.
6. Demirsoy, S.S. Kale, I. and Dempster, A.G. (2004) „Efficient Implementation of Digital Filters Using Novel Reconfigurable Multiplier Blocks“, in Proc. 38th Asilomar Conf. Signals Syst. Comput., Vol. 1. pp. 461–464.
7. Mahesh, R. and Vinod, A.P. (2006) „Reconfigurable Low Complexity FIR Filters for Software Radio Receivers“, in Proc. 17th IEEE Int. Symp. Personal Indoor Mobile Radio Commun. (PIMRC), Helsinki, Finland.
8. Potkonjak, M. Srivastava, B. and Chandrakasan, A.P (1996) „Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination“, IEEE Trans. Comput.-Aided Design, Vol. 15, No. 2, pp. 151–165.
9. Mahesh, R. and Vinod, A.P. (2008) „A New Common Subexpression Elimination Algorithm for Realizing Low Complexity Higher Order Digital Filters“, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 27, No. 2, pp.217–219.
10. Vijay, s. and Vinod, A.P. (2007) „A Greedy Common Subexpression Elimination Algorithm for Implementing FIR Filters “,IEEE 1-4244-0925-7/07.